

(1)输入输出信号真值表

- 情况一：数字1用f、e发光管亮起表示

x3	x2	x1	x0		a	b	c	d	e	f	g		所显示的十六进制数
0	0	0	0		1	1	1	1	1	1	0		0
0	0	0	1		0	0	0	0	1	1	0		1
0	0	1	0		1	0	1	1	0	1	1		2
0	0	1	1		1	0	0	1	1	1	1		3
0	1	0	0		0	1	0	0	1	1	1		4
0	1	0	1		1	1	0	1	1	0	1		5
0	1	1	0		1	1	1	1	1	0	1		6
0	1	1	1		1	0	0	0	1	1	0		7
1	0	0	0		1	1	1	1	1	1	1		8
1	0	0	1		1	1	0	0/1	1	1	1		9
1	0	1	0		1	1	1	0	1	1	1		A
1	0	1	1		0	1	1	1	1	0	1		B
1	1	0	0		1	1	1	1	0	0	0		C
1	1	0	1		0	0	1	1	1	1	1		D
1	1	1	0		1	1	1	1	0	0	1		E
1	1	1	1		1	1	1	0	0	0	1		F

- 情况二：数字1用b、c发光管亮起表示

x3	x2	x1	x0		a	b	c	d	e	f	g		所显示的十六进制数
0	0	0	0		1	1	1	1	1	1	0		0
0	0	0	1		0	1	1	0	0	0	0		1
0	0	1	0		1	0	1	1	0	1	1		2

x3	x2	x1	x0		a	b	c	d	e	f	g		所显示的十六进制数
0	0	1	1		1	0	0	1	1	1	1		3
0	1	0	0		0	1	0	0	1	1	1		4
0	1	0	1		1	1	0	1	1	0	1		5
0	1	1	0		1	1	1	1	1	0	1		6
0	1	1	1		1	0	0	0	1	1	0		7
1	0	0	0		1	1	1	1	1	1	1		8
1	0	0	1		1	1	0	0/1	1	1	1		9
1	0	1	0		1	1	1	0	1	1	1		A
1	0	1	1		0	1	1	1	1	0	1		B
1	1	0	0		1	1	1	1	0	0	0		C
1	1	0	1		0	0	1	1	1	1	1		D
1	1	1	0		1	1	1	1	0	0	1		E
1	1	1	1		1	1	1	0	0	0	1		F

(2)各输出信号的逻辑表达式

【以数字1用f、e发光管亮起表示为标准】

- $$\mathbf{a} = m_0 + m_2 + m_3 + m_5 + m_6 + m_7 + m_8 + m_9 + m_{10} + m_{12} + m_{14} + m_{15}$$

$$= (!x_3 \& \& !x_2 \& \& !x_1 \& \& !x_0) \parallel (!x_3 \& \& !x_2 \& \& x_1 \& \& !x_0) \parallel (!x_3 \& \& !x_2 \& \& x_1 \& \& x_0) \parallel (!x_3 \& \& x_2 \& \& !x_1 \& \& x_0) \parallel (!x_3 \& \& x_2 \& \& x_1 \& \& !x_0) \parallel (!x_3 \& \& x_2 \& \& x_1 \& \& x_0) \parallel (x_3 \& \& !x_2 \& \& !x_1 \& \& !x_0) \parallel (x_3 \& \& !x_2 \& \& !x_1 \& \& x_0) \parallel (x_3 \& \& !x_2 \& \& x_1 \& \& !x_0) \parallel (x_3 \& \& !x_2 \& \& x_1 \& \& x_0) \parallel (x_3 \& \& x_2 \& \& !x_1 \& \& !x_0) \parallel (x_3 \& \& x_2 \& \& !x_1 \& \& x_0) \parallel (x_3 \& \& x_2 \& \& x_1 \& \& !x_0) \parallel (x_3 \& \& x_2 \& \& x_1 \& \& x_0)$$
- $$\mathbf{b} = m_0 + m_4 + m_5 + m_6 + m_8 + m_9 + m_{10} + m_{11} + m_{12} + m_{14} + m_{15}$$

$$= (!x_3 \& \& !x_2 \& \& !x_1 \& \& !x_0) \parallel (!x_3 \& \& x_2 \& \& !x_1 \& \& !x_0) \parallel (!x_3 \& \& x_2 \& \& !x_1 \& \& x_0) \parallel (!x_3 \& \& x_2 \& \& x_1 \& \& !x_0) \parallel (x_3 \& \& !x_2 \& \& !x_1 \& \& !x_0) \parallel (x_3 \& \& !x_2 \& \& !x_1 \& \& x_0) \parallel (x_3 \& \& !x_2 \& \& x_1 \& \& !x_0) \parallel (x_3 \& \& !x_2 \& \& x_1 \& \& x_0) \parallel (x_3 \& \& x_2 \& \& !x_1 \& \& !x_0) \parallel (x_3 \& \& x_2 \& \& !x_1 \& \& x_0) \parallel (x_3 \& \& x_2 \& \& x_1 \& \& !x_0) \parallel (x_3 \& \& x_2 \& \& x_1 \& \& x_0)$$
- $$\mathbf{c} = m_0 + m_2 + m_6 + m_8 + m_{10} + m_{11} + m_{12} + m_{13} + m_{14} + m_{15} = (!x_3 \& \& !x_2 \& \& !x_1 \& \& !x_0) \parallel (!x_3 \& \& !x_2 \& \& x_1 \& \& !x_0) \parallel (!x_3 \& \& x_2 \& \& x_1 \& \& !x_0) \parallel (x_3 \& \& !x_2 \& \& !x_1 \& \& !x_0) \parallel (x_3 \& \& !x_2 \& \& !x_1 \& \& x_0) \parallel (x_3 \& \& !x_2 \& \& x_1 \& \& !x_0) \parallel (x_3 \& \& !x_2 \& \& x_1 \& \& x_0) \parallel (x_3 \& \& x_2 \& \& !x_1 \& \& !x_0) \parallel (x_3 \& \& x_2 \& \& !x_1 \& \& x_0) \parallel (x_3 \& \& x_2 \& \& x_1 \& \& !x_0) \parallel (x_3 \& \& x_2 \& \& x_1 \& \& x_0)$$

$$\begin{aligned} & \& !x0) \parallel (x3 \& !x2 \& x1 \& x0) \parallel (x3 \& x2 \& !x1 \& !x0) \parallel (x3 \& x2 \& !x1 \& x0) \parallel (x3 \& x2 \\ & \& x1 \& !x0) \parallel (x3 \& x2 \& x1 \& x0) \end{aligned}$$

- [illegible]

- (3)Verilog实现在下一页