

(3) Verilog实现

[illegible]