# **ECE 385**

Fall 2023

Experiment #5

Simple Computer SLC-3.2 in SystemVerilog

Ziyi Lin Zhuoyang Lai TA: Jerry Wang

#### 1.Introduction

Create SLC3 (Simplified LC3) microprocessor in 16-Bit Data Path Memory-mapped I/O (only mapped peripheral is HEX displays using Mem2IO) Register File (8 registers with control) Other Registers PC, IR, MAR, MDR, nzp status register ALU and Memory Instructions Add, Sub, Logical Ops, Load, Store Control Flow instructions Branch and Jump Subroutine.

## 2. Written Description and Diagrams of SLC-3a

a. Create an SLC3 (Simplified LC3) microprocessor in SystemVerilog with a 16-bit data path, memory-mapped I/O (only mapped peripheral is HEX displays using Mem2IO), a register file (8 registers with control), and other registers such as PC, IR, MAR, MDR, and the nzp status register. Implement ALU and memory instructions including Add, Sub, Logical Operations, Load, and Store. Additionally, include control flow instructions

like Branch and Jump Subroutine.

b.

instruction cycle in three main phases

Phase1: FETCH: MAR <- PC; IR <- Read Memory; PC <- PC+1;

The fetch loads the pc value into memory addresses registers (with increment of pc+1) then loads data from SRAM to memory data registers. Then write it to the IR register.


Phase2: DECODE: Decode opcode from IR; Compute Effective Address

The [15:12] bit of IR determines the type of instruction (ex. ADD, ADDi), the rest of the opcode will determine the source registers and the signal will be loaded into Mux.

Phase3: EXECUTE: Fetch Operand; Execute operation, Store Result Based on the control signals that we decode in pahse2, all the excution will be performed relying on the state diagram. The output data will be stored either in register or memory depending on the opcode.

Instruction	lı	nstructio	n(15 dow	rnto 0)	Operation			
ADD	0001	DR	SR1	0 00 SR2	$R(DR) \leftarrow R(SR1) + R(SR2)$			
ADDi	0001	DR	SR	1 imm5	$R(DR) \leftarrow R(SR) + SEXT(imm5)$			
AND	0101	DR	SR1	0 00 SR2	R(DR) ← R(SR1) AND R(SR2)			
ANDi	0101	DR	SR	1 imm5	R(DR) ← R(SR) AND SEXT(imm5)			
NOT	1001	DR	SR	111111	R(DR) ← NOT R(SR)			
BR	0000	N Z P	P	Coffset9	if ((nzp AND NZP) ⊨ 0) PC ← PC + 1 + SEXT(PCoffset9)			
JMP	1100	000	BaseR 000000		PC ← R(BaseR)			
JSR	0100	1	PCOMPAT11		R(7) ← PC + 1; PC ← PC + 1 + SEXT(PCoffset11)			
LDR	0110	DR	BaseR	offset6	$R(DR) \leftarrow M[R(BaseR) + SEXT(offset6)]$			
STR	0111	SR	BaseR	offset6	$M[R(BaseR) + SEXT(offset6)] \leftarrow R(SR)$			
PAUSE	1101		ledVe	ct12	LEDs ← ledVect12; Wait on Continue			

# c. (and d.)



(2.c slc3 Block Diagram)

# e.(and f)

Module: slc3\_sramtop

Inputs: [15:0] SW, Clk, Reset, Run, Continue,

**Outputs**: [15:0] LED, [7:0] hex\_seg, [3:0] hex\_grid, [7:0] hex\_segB, [3:0] hex\_gridB **Description**: This module is the top level of the project which integrate everything, and

output to hex displays and LEDs.

Purpose: Used as top level file.

Module: slc3\_testtop

Inputs: [15:0] SW, Clk, Reset, Run, Continue,

Outputs: [15:0] LED, [7:0] hex\_seg, [3:0] hex\_grid, [7:0] hex\_segB, [3:0] hex\_gridB **Description**: This module is the top level of the project which integrate everything, and

output to hex displays and LEDs.

**Purpose**: Used as top level file(only in simluation).

Module: Instantiateram Inputs: Reset, Clk

Outputs: [15:0] ADDR, wren, [15:0] data

**Description**: This is a module with prewritten memory which will load physical memory

into FPGA board

Purpose: Used to test our design with I/O program preloaded in this file, it could also be

modified to execute our own program to debug or anything.

**Module**: sync **Inputs**: d, Clk **Outputs**: q

**Description**: This module is used be synchronize the button input

**Purpose**: Used to synchronize the Continue and Run button

**Module**: sync **Inputs**: d, Clk **Outputs**: q

**Description**: This module is used be synchronize the button input

**Purpose**: Used to synchronize the Continue and Run button

Module: HexDriver

**Inputs**: clk, reset, [3:0] in[4],

**Outputs**: [7:0] hex\_seg, [3:0] hex\_grid

**Description**: This module is used to drive the hex display

**Purpose**: Used to display the output and for debug.

Module: data path

Inputs:Clk, Reset, MIO EN, [15:0]BUS, [15:0] MDR In,

DRMUX,SR1MUX,SR2MUX,ADDR1MUX,

[1:0] PCMUX, ALUK, ADDR2MUX,

LD MDR, LD MAR, LD IR, LD PC, LD REG, LD CC, LD BEN, LD LED,


GateMDR, GatePC, GateALU, GateMARMUX,

Outputs: [15:0] MAR, MDR, IR, PC, LED, BEN, [15:0] nzp,

**Description**: This module includes all nearly all the components of the slc3-cpu and is

driven by signals coming from control unit e.g., ISDU module

**Purpose**: gather nearly all the component in this file to keep the project clean and in order.



(2.e data path block diagram)

**Module**: MDR

Inputs: Clk, Reset, MIO EN, 15:0] BUS, [15:0] MDR In, LD MDR

**Outputs**: [15:0] MDR

**Description**: Include MDR register and mux near MDR

Purpose: integrate MDR and MUX for MDR to select data and output MDR which content

memory data.

**Module:** MAR

Inputs: Clk,Reset,15:0] BUS, LD MAR

**Outputs**: [15:0] MAR

**Description**: Include MAR register

Purpose: update and output MAR which contains memory address

**Module**: PC

Inputs: Clk, Reset, [1:0]PCMUX, LD PC, [15:0] BUS, [15:0] ADDR OUT

**Outputs**: [15:0] PC

**Description**: Include PC register and MUXs for PC register **Purpose**: update and output PC which contains program count

Module: IR

Inputs: Clk,Reset,15:0] BUS, LD\_IR

**Outputs**: [15:0] IR

**Description**: Include instruction register

**Purpose**: update and output MAR which contains instruction that is executing.

Module: BUS

Inputs: GateMDR, [15:0] MDR, GateALU, [15:0] ALU, GatePC, [15:0] PC,

GateMARMUX, [15:0] MARMUX,

**Outputs**: [15:0] BUS

Description: it is a module which takes a MUX through four signals to output a BUS

signal

Purpose: It provide a bus signal for the slc3 CPU.

**Module:** ALU

Inputs: [15:0] SR1 OUT, [15:0] SR2 OUT, [15:0] SEXT 4, SR2MUX, [1:0] ALUK,

**Outputs**: [15:0] ALU

**Description**: it is a module which operate a arithmetic computation and output the result

**Purpose**: It is provided mainly for ADD AND NOT and etc. operations.

Module: SEXT Inputs: [15:0] IR

Outputs: [15:0] SEXT\_10, [15:0] SEXT\_8, [15:0] SEXT\_5, [15:0] SEXT\_4

**Description**: it outputs 16-bits signals which consist different bottom parts of IR, and the

top bit are determined by the highest bit of IR you take account

**Purpose**: It is provided mainly for IMMs

Module: register file

Inputs: Clk, Reset, [2:0] IR 11 9, [2:0] IR 8 6, LD REG, [2:0] SR2, DRMUX,


SR1MUX, [15:0] BUS,

Outputs: [15:0] SR1 OUT, SR2 OUT

**Description**: it consists of 8 16-bits register which can be read and write through MUX

signal and load signal

**Purpose:** it is the register file of slc3.



(2.e block diagram of register file)

Module: addr\_adderhe

Inputs: [15:0] SEXT\_10, [15:0] SEXT\_8, [15:0] SEXT\_5, [15:0] PC, [15:0] SR1\_OUT,

[1:0]ADDR2MUX, ADDR1MUX **Outputs**: [15:0] ADDR OUT

**Description**: it consists an adder and a MUX to operate

Purpose: It compute the address specifically required by IR instruction

Module: nzp

Inputs: Clk, Reset, [15:0] BUS, LD CC,

**Outputs**: [15:0] nzp

Description: it is a register which bottom three bits are representing negative, zero and

positive

Purpose: this register is set after some instructions like ADD AND NOT operation and

used for branch operation

Module: BEN

Inputs: Clk, Reset, [2:0] IR\_11\_9, [2:0] nzp\_2\_0, LD\_BEN,

**Outputs:** BEN

**Description**: a 1-bit register operated by load and set by IR and nzp **Purpose**: this module is to determine whether to enable branch

Module: LED

Inputs: Clk, Reset, [15:0] IR, LD LED,

**Outputs**: LED

**Description**: a 16-bit register operated by load and set by IR

Purpose: show the IR data on the board

Module: MEM2IO

Inputs: Clk, Reset, [15:0] ADDR, OE, WE, [15:0] Switches, [15:0] Data from CPU,

[15:0] Data from SRAM

Outputs: [15:0] Data to CPU, [15:0] Data to SRAM, [3:0] HEX0, [3:0] HEX1, [3:0]

HEX2, [3:0] HEX3

**Description**: This module manages all I/O devices, e.g., the switches and 7-segment hex

displays.

**Purpose**: This module is provided for enable output and input value from switches and to

hex drivers

Module: ISDU

Inputs: Clk, Reset, Run, Continue, [3:0] Opcode, IR 5, IR 11, BEN

Outputs:LD MAR, LD MDR, LD IR, LD BEN, LD CC, LD REG, LD PC,

LD LED, GatePC, GateMDR, GateALU, GateMARMUX, [1:0] PCMUX, DRMUX,


SR1MUX, SR2MUX, ADDR1MUX, ADDR2MUX, ALUK, Mem OE, Mem WE

#### **Description:**


- 1. **Memory Fetching**: When the processor is running (Run signal active), it begins by fetching instructions from memory. It loads the memory address register (MAR) and reads data into the memory data register (MDR). The fetched instruction is then loaded into the instruction register (IR).
- 2. **Instruction Decoding:** The ISDU examines the fetched instruction (**IR**) to understand what operation needs to be performed. It checks the opcode to determine the type of instruction it's dealing with.
- 3. **Setting the Stage:** Based on the instruction, the ISDU sets the stage for different operations. For example, if it's an arithmetic operation, it prepares the arithmetic logic unit (**ALU**). If it's a memory operation, it manages data input and output from memory.
- 4. **Multiplexing Magic:** The ISDU uses multiplexers to select the right pieces of data and routes them to the correct destinations. Think of it as choosing different paths in a maze based on the instruction.

- 5. **Execution:** During certain states, like adding numbers or moving data between registers, the ISDU ensures the right components are active. It controls which registers to load, when to perform arithmetic operations, and when to read from or write to memory.
- 6. **Branching Decisions:** For instructions like conditional branches, the ISDU evaluates conditions. If a branch is needed, it calculates the new address for the next instruction.
- 7. **Special Cases:** There are special states where the processor pauses (**PauseIR1**, **PauseIR2**). During these pauses, the contents of the instruction register are displayed for debugging.

Purpose: This module is used for outputting control signal for slc3 CPU




(2.e block diagram of ISDU)





(2.g State diagram of ISDU)


# 3. Simulations of SLC-3 Instructions

					. 1	0.7	est	l							
Name	Value	0.000 ns	1.000.0	n ne	12 000 0	00 ns	13,000,00	n no	14 000 O	00 ns	IS 000 0	00 no	IS 000 000	no	17.000.000 ns
> <b>W</b> SW[15:0]	0003	0003		0001		0010	Α.		_			0120			
> <b>w</b> hex_4[3:0][3:0]	0,0,0,0	0,0,0,0	0,0,0	),3	0,0,0,		0,0,1,0		3			0, 1, 2, 0			
<b>¼</b> Clk	0		the	SW	it.ch	Valu	le u	ios lo	ozal e	d in	to t	+ Ex	with	St	ate
↓ Reset	0											<b>'</b>	الخان		PLOW
<sup>™</sup> Run	0		A۱	50,	Ro	is c	lear	ല	せ	201	<b>`</b> 0				7.7
<b>™</b> R0[15:0]	0000							000							
<b>¼</b> Continue	0														
▶ ₩LED[15:0]	0000							000	)						
₩ hex_seg[7:0]	c0		-					c0							
■ hex_grid[3:0]	e							e							
whex_segB[7:0]	c0							c0							
₩ hex_gridB[3:0]	е														
₩PC[15:0]	0005			7	XX	Y		X		<u> </u>		<b>1</b>	Y. Y X		
₩MAR[15:0]	0004	0000				, rever					7070	XXX			
₩MDR[15:0]	0003			ΜY.	m		TTTT		(Y) Y	YYYY T	MM)	TYNY	XXXX	M	
₩ IR[15:0]	623f			χχ	y y		Y X	Y Y	y y	YY.	Y Y				
	VV														,,









Name	Value		Sort	tes	T			
> <b>W</b> SW[15:0]	0002		310.000000.us  1, 0002	.315.000000.us		.000000.us.	0003	25. 0000000 . µs   1 ,
> % hex_4[3:0][3:0]	0,0,0,0			0,0,0		<u></u>	0, 0, 0, 1	0,0,0,3
¼ Clk	1							
¼ Reset	0		After Si	irts the	value	Clis plau	Cal	
<sup>™</sup> Run	0		the firs					
<sup>™</sup> Continue	0			ond on			юW	
> WLED[15:0]	d3ff			d3ff OIC I	1 sorted	nraer	d802	d812
> <b>W</b> hex_seg[7:0]	c0			, ,	c0	VIV. I		
> W hex_grid[3:0]	d	d	γ		b			
> <b>W</b> hex_segB[7:0]	c0	c0	) .	2	82	80 )		90
> Whex_gridB[3:0]	d	d	Ý .		b			
> WPC[15:0]	95		95		X	<b>9</b> (XX		149
> WMAR[15:0]	005e		005e					0094
> WMDR[15:0]	d3ff		d3ff					d812
> WIR[15:0]	d3ff		d3ff		X)	¥ \$8		d812
> WR0[15:0]	0000				0000			
N how con [7:0]	VV							

## 4.Post-Lab Questions

LUT	473				
DSP	0				
Memory (BRAM)	0.50				
Flip-Flop	295				
Latches*	0				
Frequency	897.666MHZ				
Static Power	0.071W				
Dynamic Power	0.009W				
Total Power	0.08W				

## •What is MEM2IO used for, i.e. what is its main function?

MEM2IO control the data flow between the switches, processor and memory. 0xFFFF is the key word to inditify whether to interact with I/O or memory. WE and OE are used to determine read and write instructions. If OE is high and WE is low and ADDR is FFFF, the value of switch is loaded into Data\_to\_CPU, else if adder is not FFFF, the value of SRAM is loaded into Data\_to\_CPU. When OE and WE(write\_enable) is high, we write output as switch value if adder is FFFF else if adder is not FFFF, output is loaded from data\_from\_CPU. This module is important for MDR to load the right value. MEM2IO can display data from switches to HEX also display value coming out of processor to HEX.

### •What is the difference between BR and JMP instructions?

The first differnece is the condition for PC to change, for BR, only when nzp (opcode)

and NZP (load with previous operation) are high can PC change it's value. The second difference is for JMP, PC can change to any 16 bits value based on BaseR, But for BR, the value for PC can only change with a 9 bits offset.

• What is the purpose of the R signal in Patt and Patel? How do we compensate for the lack of the signal in our design? What implications does this have for synchronization?

Since memory access can take multiple cycles, read State continues to execute until the ready signal from the memory (R) is asserted, indicating that the memory access has completed. To compensate for lack of signal, we use three wait state which gives enough time to read from memory. The state is based on Clk signals which will not influence the synchronization. However, R signal is not based on Clk, which is not synchronization.

#### 5. Conclusion

a.

All the functions is operating correctly. The hardest bug we encountered is that all the similation is correct but the inplementation on FPGA board is not functioning. It would always ended with with a strange PC value. Then we change the context of Instantiateram to find out which operation leads FPGA out of track. However, we find that no matter what operation we change, it will always gets wrong at a certain step, so there must be something wrong with the fetch operation. We change the wait state of state 33 then all the problem solved.

b.

This lab is excellent; it has helped me review LC3 and has greatly improved my proficiency in System Verilog coding.