Simple Processor

Objectives:

The goal of this lab was to design a simple processor unit that consists of several parts: a multiplexer, an adder/subtractor unit, control unit and registers. This circuit was capable to perform basic assembly instructions in each clock cycle, such as loading specific data into a register or move immediate instruction, moving data from one register to another, addition of data in registers and subtraction of data in registers.

Specifications:

Run: an input is to activate the processor before allowing certain instruction to be executed.

Resetn: This is a reset input that refreshes the data for DIN input

DIN[15..0]: This is a 16-bit-input data that uses the first 9 bits are responsible for what instructions will be performed in the processor. Then follow the IIIXXXXYYY format, that III is the instruction, with XXX as the RX registers, and YYY as the RY register

Done: This is an output that let us know the instruction has been excecuted.

BusWires[15..0]: The 16-bit output that contains the data values loaded from DIN.

Reg0Out[7..0]: This is the output contains the first 8-bits of the data value in Register 0.

Reg1Out[7..0]: This is the output contains the first 8-bits of the data value in Register 1.

Functionality:

Register – The function of this system for the purpose of this lab is to store a data value, a 16-bit number, from the D input signal when the Clock signal is transitioning from LOW to HIGH. While the clock stays at a state (HIGH or LOW) or transitioning from HIGH to LOW, the register will hold its previous state.

Instruction Register – The function of this system is to store part of a data value, 9- bits out of a 16-bit number, from the D input signal when the Clock signal is transitioning from LOW to HIGH. Thus, its function is almost identical to that of the general register seen above; however, the fact that it does not store the entire input sets it apart. It is also important to note that the part of the input that is stored is the leading or most significant 9-bits.

Multiplexer – The function of this system is to switch between multiple data input signals based on a selector signal, Sel. Thereby, the output of the multiplexer, BUS, will always be the data input selected by a selector signal.

Adder/Subtracter – The function of this system is to preform decimal arithmetic, addition or subtraction, upon two input data values based on the sign signal. When the sign signal is LOW, this system will preform addition on the two input signals, Rx and Ry, where the output signal becomes the sum. On the other hand, when the sign signal is HIGH, this system will subtract Ry from Rx. It is important to note that like the multiplexer, the operation of this system is not dependent on the state of the clock sign.

Control Unit – One of the functions of this system is to enable the appropriate registers for writing on the correct clock cycle based on the input, IRin. Another function of this system is to control which register or input is put on the bus, which it does through the

Mux output. To accomplish these tasks, this system uses a finite state machine with for states, decode, my, add1, and add2.

CPU – The function of this system is to combine all the previous systems into a working processor that is able to interpret instructions and execute them. This system creates the mapping between components, for example, adder/subtractor requires one of the general 16-bit registers to work properly. Also, since the control unit takes instruction as a 9-bit number, Cmd, and the instruction comes in as a 16-bit number, the Instruction Register is needed between the Din input and the control unit.

Design:

Adder/Subtractor

```
1
      LIBRARY ieee;
 2
      USE ieee std logic 1164 all;
      use IEEE.numeric std.all;
 3
 4
 5
   ■ ENTITY AddSub IS
          PORT
 6
 7
 8
                           : in std logic vector (15 downto 0) ;
               Rx
                           : in std logic vector (15 downto 0) ;
 9
               Ry : in std_logic_vector (15 downto 0);
as : in std_logic;
result : buffer std_logic_vector (15 downto 0)
10
11
12
           );
13
    END AddSub;
14
    Architecture arch of Addsub is
15
16
17
         result <= std logic vector(unsigned(Rx) + unsigned(Ry))
               when as = '1'
18
19
                   else std logic vector(unsigned(Rx) - unsigned(Ry));
20
     end arch;
```

Multiplexer

```
LIBRARY ieee;
2
    USE ieee.std logic 1164.all;
3
4 ■ ENTITY Mux IS
5
        PORT
6
        (
7
                           : in std logic ;
            Gout
8
                            : in std logic ;
            Dinout
9
                            : in std logic vector (2 downto 0) ;
            Ry
10
            Din, Q0, Q1, Q2, Q3, Q4,
11
              Q5, Q6, Q7, G : in std logic vector (15 downto 0) ;
12
                            : out std logic vector (15 downto 0)
13
        );
14
    END Mux;
15
16 Architecture arch of Mux is
17 ■begin
18
       process(Ry, Gout, Dinout)
        begin
19
            if Gout = '1' then res <= G;</pre>
20
21 =
           elsif Dinout = '1' then res <= Din;
            elsif Ry = "000" then res <= Q0;
22
            elsif Ry = "001"
                            then res <= Q1;
23
           elsif Ry = "010" then res <= Q2;
24
25 ■
           elsif Ry = "011" then res <= Q3;
26 ■
           elsif Ry = "100" then res <= Q4;
           elsif Ry = "101" then res <= Q5;
27
           elsif Ry = "110" then res <= Q6;
28
            elsif Ry = "111" then res <= Q7;
29 ■
30
            end if;
31
        end process;
32 end arch;
```

Register


```
LIBRARY ieee;
 2
    USE ieee.std logic 1164.all;
 3
 4 ■ ENTITY Reg IS
        PORT
 6
 7
                       : in std logic vector (15 downto 0) ;
                       : in std logic ;
 8
             Clk
 9
                       : in std logic ;
            Rin
10
                       : buffer std logic vector (15 downto 0)
11
        );
    END reg;
12
13
14 Architecture arch of reg is
15 ■begin
16 process (clk)
17
        begin
18 ■
             if (rising edge(clk) and Rin = '1') then
19
                Q <= D;
20
             end if;
21
        end process;
22 end arch;
```

Instruction Register


```
1 LIBRARY ieee;
    USE ieee.std logic 1164.all;
 2
 3
 4 ■ ENTITY Regn IS
        generic (n: integer := 16);
 5
        PORT
 6
 7 =
        (
 8
                       : in std logic vector (n-1 downto 0) ;
 9
                        : in std logic ;
             Clk
10
             Rin
                       : in std logic ;
11
                       : buffer std logic vector (n-1 downto 0)
12
         );
13
    END regn;
14
15 Architecture arch of regn is
16 ■begin
17 ■
       process (clk)
18
        begin
19 ■
             if (rising_edge(clk) and Rin = '1') then
20
                Q \ll D;
21
            end if;
22
       end process:
23 end arch;
```

Control Unit is in Appendix section

CPU




Processor




DE2 Board:


To start, set Run input to high




Store 2 into first register




Store 3 to second register




We can add 2 and 3 which result is 5 and store back to register 1



We can also add 3 and 5 which result is 8 and store back to register 2



To subtract, we can do 8-5=3 and store back to register 2



Conclusion:

This lab was much more complicated than previous labs. However, the objective of this lab was achieved because after designing the individual parts that make up the CPU, registers, multiplexer, adder, we tested the system on the DE2 board and it preformed as expected.

Appendix:

Pin Assignments

to, location

clk, PIN N23

run, PIN V2

resetn, PIN G26

Done, PIN AD12

Tstep[1], PIN AF22

Tstep[0], PIN AE22

Din[15], PIN U4

Din[14], PIN U3

Din[13], PIN T7

Din[12], PIN P2

Din[11], PIN P1

Din[10], PIN N1

Din[9], PIN A13

Din[8], PIN B13

Din[7], PIN C13

Din[6], PIN AC13

Din[5], PIN AD13

Din[4], PIN AF14

Din[3], PIN AE14

Din[2], PIN P25

Din[1], PIN N26

Din[0], PIN N25

Bus[15], PIN AE13

Bus[14], PIN AF13

Bus[13], PIN AE15

Bus[12], PIN AD15

Bus[11], PIN AC14

Bus[10], PIN AA13

- Bus[9], PIN Y13
- Bus[8], PIN_AA14
- Bus[7], PIN AC21
- Bus[6], PIN AD21
- Bus[5], PIN AD23
- Bus[4], PIN AD22
- Bus[3], PIN AC22
- Bus[2], PIN AB21
- Bus[1], PIN_AF23
- Bus[0], PIN AE23
- R0[0], PIN AF10
- R0[1], PIN_AB12
- R0[2], PIN AC12
- R0[3], PIN AD11
- R0[4], PIN AE11
- R0[5], PIN V14
- R0[6], PIN V13
- R1[0], PIN V20
- R1[1], PIN V21
- R1[2], PIN W21
- R1[3], PIN Y22
- R1[4], PIN_AA24
- R1[5], PIN AA23
- R1[6], PIN AB24
- K1[0], 1111_/1D24
- R2[0], PIN AB23
- R2[1], PIN V22
- R2[2], PIN AC25
- R2[3], PIN_AC26
- R2[4], PIN_AB26
- R2[5], PIN_AB25 R2[6], PIN_Y24
- R3[0], PIN Y23
- R3[1], PIN AA25
- R3[2], PIN AA26
- R3[3], PIN_Y26
- R3[4], PIN Y25
- D2[5], DD1, 1126
- R3[5], PIN_U22
- R3[6], PIN W24
- R4[0], PIN U9
- R4[1], PIN U1
- R4[2], PIN U2
- R4[3], PIN T4
- R4[4], PIN R7
- R4[5], PIN R6
- R4[6], PIN T3
- R5[0], PIN T2

```
R5[1], PIN P6
R5[2], PIN_P7
R5[3], PIN T9
R5[4], PIN R5
R5[5], PIN R4
R5[6], PIN R3
R6[0], PIN R2
R6[1], PIN P4
R6[2], PIN P3
R6[3], PIN M2
R6[4], PIN M3
R6[5], PIN M5
R6[6], PIN M4
R7[0], PIN L3
R7[1], PIN L2
R7[2], PIN L9
R7[3], PIN L6
R7[4], PIN L7
R7[5], PIN P9
R7[6], PIN N9
Control Unit
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic signed.all;
ENTITY Control Unit IS
       PORT
       (
              Run
                                    : in std logic;
              Clk
                                   : in std logic;
              Resetn
                            : in std logic;
                            : in std logic vector (8 downto 0);
              IRindata
              IRen
                            : out std logic;
                            : out std logic;
              R0en
              R1en
                            : out std logic;
                            : out std logic;
              R2en
              R3en
                            : out std logic;
              R4en
                            : out std logic;
                            : out std logic;
              R5en
              R6en
                            : out std logic;
              R7en
                            : out std logic;
                            : out std logic;
              RAen
                            : out std logic;
              RGen
              Sign
                            : out std logic;
              Dinout
                            : out std logic;
```

```
Gout
                              : out std logic;
               Ry
                                     : out std logic vector(2 downto 0);
                              : buffer std logic;
               Done
               Tstep
                              : out std logic vector(1 downto 0)
END Control Unit;
Architecture arch of Control Unit is
       signal instruction, xReg, yReg : std logic vector(2 downto 0);
       signal step
                                                     : std logic vector(1 downto 0);
begin
       instruction <= IRindata (8 downto 6);
                      <= IRindata (5 downto 3);
       xReg
                      <= IRindata (2 downto 0);
       yReg
       process (clk, resetn, Done) begin
               if resetn = '0' then
                      step \le "00";
               elsif rising edge(clk) then
                      if Done = '1' then
                              step \le "00";
                      else
                              step \le step + 1;
                      end if;
               end if;
       end process;
       process (step, xReg) begin
               R0en <= '0'; R1en <= '0'; R2en <= '0'; R3en <= '0'; -- all registers
               R4en \le '0'; R5en \le '0'; R6en \le '0'; R7en \le '0'; -- are first unenabled.
               RAen <= '0'; RGen <= '0'; Gout <= '0';
               Dinout <= '1'; Done <= '0'; IRen <= '0';
               case step is
                      when "00" =>
                              IRen <= '1':
                      when "01" =>
                              if instruction ="000" or instruction = "001" then
                                     case xReg is
                                             when "000" => R0en <= '1';
                                             when "001" => R1en <= '1';
                                             when "010" => R2en <= '1';
                                             when "011" => R3en <= '1';
                                             when "100" => R4en <= '1':
                                             when "101" => R5en <= '1';
                                             when "110" => R6en <= '1';
```

```
when "111" \Rightarrow R7en \leq '1';
                               end case;
                              Done <= '1';
                              IRen <= '1';
                              if instruction = "001" then
                                      Dinout <= '1';
                               elsif instruction = "000" then
                                      Ry \le yReg;
                                      Dinout <= '0';
                              end if;
                       elsif instruction = "010" or instruction = "011" then
                                      Ry \le xReg;
                                      Dinout <= '0';
                                      RAen <= '1';
                       end if;
               when "10" =>
                       if instruction = "010" or instruction = "011" then
                              Ry \le yReg;
                               Dinout <= '0';
                              RGen <= '1';
                              Sign \le '0';
                              if instruction = "010" then
                                      Sign <= '1';
                               end if;
                       end if;
               when "11" =>
                       if instruction = "010" or instruction = "011" then
                              case xReg is
                                      when "000" => R0en <= '1';
                                      when "001" => R1en <= '1';
                                      when "010" => R2en <= '1';
                                      when "011" => R3en <= '1';
                                      when "100" => R4en <= '1';
                                      when "101" => R5en <= '1';
                                      when "110" => R6en <= '1';
                                      when "111" \Rightarrow R7en \leq '1';
                              end case;
                              Gout <= '1';
                              Done <= '1';
                              IRen <= '1';
                       end if;
               end case;
end process;
Tstep \le step;
```

end arch;