Static Random-Access Memory (SRAM)

Objectives:

The goal of this lab was to create a static random-access memory chip using D-Latches.

With an SRAM we were able to store multiple bits at various address locations. And we

want to gain knowledge on how to create a memory device that can hold 16-bit wide

values and display in the 7-segment HEX displays.

Specifications:

SR-Latch: The SR latch has two inputs S and R, and outputs Q and notQ.

Gated SR-Latch: The gated SR latch has an extra input clock and same outputs as the SR-

latch.

D-Latch: The D latch has two inputs D and Clk which is the clock, and outputs Q and

notQ.

D-FlipFlop: The D-flipflop has two inputs D and Clk, and two outputs Q and notQ.

T-FlipFlop: The T-flipflop has two inputs T and Clk, and output Q.

JK-FlipFlop: The JK-flipflop has three inputs J, K and Clk, and output Q.

Functionality:

Latches

The SR latch is the most fundamental latch. It takes two inputs, set and reset, and has two

outputs, Q and notQ. It has a set state when S is held high and R is low, a reset state when

S is held low and R is held high, a hold state is when both S and R are held low and it remembers the previous state, and an unstable state is when S and R are both held high. The gated SR latch is nearly identical to the standard SR latch, the only difference is that it has an extra input called the enable or control. Depending on the value of this input, it controls whether the output Q will be changed or not. When the enable input is held high for example, signals can pass through the input gates and output is produced. When the enable is held low, however, the latch becomes closed and retains the state that was last left when enable was high. Similar to the SR latch, the gated SR latch still has an undefined state when both R and S are set to 1.

The D latch is a solution to the unstable state of the SR latch, because it prevents the both S and R inputs to be equaled and thus removes the possibility of having the unstable state when S and R were both set to 1. It has only two inputs, the data and the clock. While the clock is high, the output is value of input data. While the clock is low, the output stays the same and input data has no effect on the output.

Flip-Flops

The master-slave D flip-flop is built using two D latches in series, with one of their clock inputs being inverted. It is known as a master-slave because the second (slave) latch responds to changes in the first (master) latch. Our master-slave D flip-flop in this case was negative-edge triggered, meaning that captured input would only be output on a falling edge, when the Clock value went from 1 to 0.

The positive-edge D flip-flop was constructed using three SR NAND latches. The two latches on the left, which are both responsible for input, process the data and clock inputs

for the output, which is represented by the single latch on the right. Since the flip-flop is positive-edged, the output is responsive to the rising edge (from 0 to 1) of the clock input. The T flip-flop was created by modifying a positive-edge D flip-flop and connecting it to a T input through a XOR gate. The input T of this flip-flop determines whether to hold or change the output whenever the clock pulses. For example, if T is high while current output is 0, the next output will be 1. If T is low while current output is 0, the next output will remain 0.


The JK flip-flop was constructed using the positive-edged D flip-flop, which takes in inputs J, K, and Clock. The JK flip-flop is similar to the SR latch in that it has a set state and a reset state when J = 1, K = 0 and J = 0, K = 1 respectively. However, unlike the SR latch, but functionally similar to the T flip-flop, when both J and K inputs are set to 1, the flip-flop is toggled. This results in the next output being the complement of the current output. The JK flip-flop is actually a universal flip-flop as it can be configured to work like a D-flip flop, T flip-flop, or an SR latch/flip-flop.

Design:

SR-Latch VHDL:

```
LIBRARY IEEE;
 2
     use IEEE.STD LOGIC 1164.ALL;
 3
 4
    mentity SR latch is
         port( S, R : in STD LOGIC;
 5
                Q, notQ : buffer STD LOGIC );
 6
 7
    end SR latch;
 8
9
    architecture behav of SR latch is
10
    begin
11
         Q <= (R NOR notQ);
         notQ <= (S NOR Q);
12
13
      end behav;
```


SR-Latch RTL Viewer:



Gated SR-Latch VHDL:

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 2
 3
 4
    entity Gated SR Latch is
 5
        Port ( S,R : in STD LOGIC;
 6
                clock : in STD LOGIC;
                Q, notQ : buffer STD LOGIC );
 7
     end Gated SR Latch;
8
9
10
    architecture behav of Gated SR Latch is
11
    ■begin
12
13
          Q <= (clock AND R) NOR notQ;
14
          notQ <= (clock AND S) NOR Q;
15
      end behav;
```


Gated SR-Latch RTL Viewer:



D-Latch VHDL:

```
1
     LIBRARY IEEE;
2
     use IEEE.STD LOGIC 1164.ALL;
3
 4
    mentity SR_latch is
5
         port(S, R
                     : in STD_LOGIC;
               Q, notQ : buffer STD_LOGIC );
7
    end SR latch;
8
    architecture behav of SR_latch is
9
    begin
10
11
         Q <= (R NOR notQ);
         notQ <= (S NOR Q);
12
      end behav;
13
```


D-Latch Viewer:



Master-slave D Flip-Flop VHDL:

```
LIBRARY IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
 2
 3
 4
    mentity Master Slave Dff is
          port( D, C : in STD LOGIC;
 5
 6
                Q, notQ : buffer STD LOGIC );
 7
      end Master Slave Dff;
 8
    architecture behav of Master Slave Dff is
 9
10
    component D_latch is
11
    port( D, C : in STD_LOGIC;
12
                Q, notQ : buffer STD LOGIC );
13
      end component;
14
        signal Cm, Cs, Qm, Qs, NQm, NQs : std_logic;
15
      begin
16
17
         Cm <= C;
          Cs <= not C;
18
19
         ms_dff0: D_latch port map (D, Cm, Qm, NQm);
20
21
         ms_dff1: D_latch port map (Qm, Cs, Qs, NQs);
22
          Q <= Qs;
23
24
         notQ <= NQs;
25
26
      end behav;
27
```


Master-slave D Flip-Flop RTL Viewer:



Positive D Flip-Flop VHDL:

```
LIBRARY IEEE;
1
2
     use IEEE STD LOGIC 1164 ALL;
3
   mentity Positive Dff is
 5
          port( D, C : in STD LOGIC;
 6
                Q, notQ : buffer STD LOGIC );
7
     end Positive Dff;
8
    ■architecture behav of Positive Dff is
9
10
    component D latch is
    ■ port( D, C : in STD LOGIC;
11
                Q, notQ : buffer STD LOGIC );
12
13
      end component;
14
        signal C1, C2, Q1, Q2, NQ1, NQ2 : std logic;
15
16
     begin
17
          C1 <= not C;
18
          C2 <= C;
19
20
          p dff0: D latch port map (D, C1, Q1, NQ1);
          p_dff1: D_latch port map (Q1, C2, Q2, NQ2);
21
22
23
          Q \leftarrow Q2;
24
          notQ <= NQ2;
25
26
      end behav;
```


Positive D Flip-Flop RTL Viewer:



T Flip-Flop VHDL:

```
LIBRARY IEEE;
 1
 2
     use IEEE.STD LOGIC 1164.ALL;
 3
 4
    ■entity T_Flip_Flop is
         port( T, C : in STD LOGIC;
 5
               Q : buffer STD LOGIC );
 6
 7
     end T Flip Flop ;
 8
    architecture behav of T_Flip_Flop is
 9
10
    component Positive Dff is
11
    port( D, C : in STD LOGIC;
12
               Q, notQ : buffer STD LOGIC );
13
      end component;
14
15
        signal Din, Q1 : std_logic;
16
17
     begin
         Din <= T xor Q;
18
19
         Tff0: Positive_Dff port map (Din, C, Q1);
20
21
22
         Q <= Q1;
23
24
      end behav;
```


T Flip-Flop RTL Viewer:



JK Flip-Flop VHDL:

```
LIBRARY IEEE;
 2
     use IEEE.STD LOGIC 1164.ALL;
 3
 4
    entity JK Flip Flop is
         port( J, K, C
                        : in STD LOGIC;
 5
               Q : buffer STD LOGIC );
 6
7
      end JK Flip Flop ;
8
9
    architecture behav of JK Flip Flop is
    component Positive Dff is
10
11
    port( D, C : in STD LOGIC;
               Q, notQ : buffer STD_LOGIC );
12
13
      end component;
14
15
        signal Din, Q1 : std logic;
16
17
     begin
18
         Din <= (J and not Q) or (not K and Q);
19
20
         JKff0: Positive_Dff port map (Din, C, Q1);
21
         Q <= Q1;
22
23
24
      end behav;
```


JK Flip-Flop RTL Viewer:




SRAM VHDL:

```
1
     LIBRARY IEEE;
2
     use IEEE.STD_LOGIC_1164.ALL;
3
 4
   mentity SRAM is
    ■ port( Din, CS, WE : in STD LOGIC;
5
             Q : out STD_LOGIC );
 6
7
    end SRAM ;
8
9
    architecture behav of SRAM is
10 component Positive Dff is
            port( D, C : in STD LOGIC;
12
               Q, notQ : buffer STD LOGIC );
13
    end component;
14
15
        signal Clk, Q0 : std logic;
16
17
     begin
18
         Clk <= CS and WE;
19
         s0: Positive Dff port map (Din, Clk, Q0);
20
21
         Q <= Q0 when (CS = '1') else 'Z';
22
23
24
     end behav;
```

SRAM RTL Viewer:



SRAM 4x16:



Simulation:

SR Latch Waveform

		0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns	50.C
	Name	0 ps J					
i 0	S						
<u>□</u> 1	R						
23	Q						
• 3	notQ						


For the standard SR Latch, when the Set input is held high Reset is low, the output of Q is 1, this is called set state as we can see in the first interval. When Set and Reset are held low, the previous output is maintained and thus in this case remains as 1, seen in the second interval. When Reset is held high and Set is held low, this is known as the reset state and the output is set back to 0, as we can see in the third interval. In the fifth interval we have the undefined state of when Reset and Set are both held high and we can notice that Q and notQ both have a value of 0, which should not be possible since they are complements of each other.

Gated SR Latch Waveform




In the gated SR Latch, the circuit will only respond when the Clock (input C) is held high. In the first interval, C is held low, then no matter what inputs are Q has no output. In the second interval we have a hold state, but there is still no output even though the clock is high because there was no output in the previous state. In the third interval, C is held high, set is high and reset is low, thus we have Q with output value of 0. In the fourth interval, C is held high and Set is high, thus we have Q with an output value of 1. In the fifth interval, we again have an undefined state where Q = notQ which should be impossible.

D Latch Waveform



For the D latch, when the Clock is held low, the input of D has no effect on the output as we can see in the first interval. When the Clock is held high, the output value is exactly what the input value is. In the second interval, D has a value of 0 and so does Q. In the third interval, D has a value of 1 and so does Q.

D Latch, Positive DFF, and Negative Master Slave DFF




In this waveform, we can see the different behaviors of the D Latch, Positive D Flip-flop, and the Negative Master-Slave D Flip-flop. For the D Latch's Q output, we can see that it follows whatever input D is when Clock is high, and will remember the output from when Clock was last high whenever Clock goes low. For the negative master-slave D flip-flop, an output is not displayed until the Clock meets a falling edge (when it goes from high to low). Its output remains at 1 until the Clock's next falling edge at ~50 nanoseconds, which occurs when D has an input value of 0, and thus the master-slave's output falls to 0 at that moment as well. For the positive D flip-flop, an output is not triggered until the Clock meets a rising edge (when it goes from low to high), which can be seen happening at ~30 nanoseconds. At this moment, input D value is 1, and thus the positive DFF has an output value of 1 until the next rising edge occurs at ~70 nanoseconds. Here, D has an input value of 0 and the positive DFF's output changes to 0 as well.


T Flip-Flop Waveform

		0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns	50.0 ns	60.0 ns	70. <mark>0</mark> ns	80.0
	Name	0 ps								
 0	С									$\overline{}$
<u>□</u> 1 <u>□</u> 2	Т									L
-	Q									


JK Flip-Flop Waveform



SRAM Waveform



SRAM 4x16 Waveform



Conclusion:

Latches, flip-flops, and registers are all basic storage elements. Comparing to normal combinational logic circuits, they have memory and can remember states from a previous time. Latches can propagate input to their outputs as long as the Clock is held high, whereas registers only transfer input to the output during the Clock's rising or falling edges, depending on whether it is positive-edged triggered or negative-edged triggered. SRAM units are more effective than registers at storing data because specific addresses can be chosen to be written to, and they won't be destructed unless overwritten.

Appendix:

Pin Assignments:

- to, location
- Din[0], PIN N25
- Din[1], PIN N26
- Din[2], PIN P25
- Din[3], PIN AE14
- Din[4], PIN AF14
- Din[5], PIN_AD13
- Din[6], PIN_AC13
- Din[7], PIN C13
- Din[8], PIN B13
- Din[9], PIN A13
- Din[10], PIN N1
- Din[11], PIN P1
- Din[12], PIN P2
- Din[13], PIN_T7
- Din[14], PIN U3
- Din[15], PIN_U4
- sel[0], PIN V1
- sel[1], PIN V2
- WE, PIN G26
- seg_a[0], PIN_AF10
- seg b[0], PIN AB12
- seg c[0], PIN AC12
- seg d[0], PIN AD11
- seg e[0], PIN AE11
- seg f[0], PIN V14
- seg g[0], PIN V13
- seg a[1], PIN V20
- seg b[1], PIN V21
- seg_c[1], PIN W21
- seg d[1], PIN Y22
- seg_e[1], PIN_AA24
- seg f[1], PIN AA23
- seg_g[1], PIN_AB24

```
seg_a[2], PIN_AB23
seg_b[2], PIN_V22
seg_c[2], PIN_AC25
seg_d[2], PIN_AC26
seg e[2], PIN AB26
seg_f[2], PIN_AB25
seg_g[2], PIN_Y24
seg_a[3], PIN_Y23
seg_b[3], PIN_AA25
seg c[3], PIN AA26
seg d[3], PIN Y26
seg e[3], PIN Y25
seg f[3], PIN U22
seg g[3], PIN W24
seg a1, PIN R2
seg b1, PIN P4
seg c1, PIN P3
seg d1, PIN M2
seg e1, PIN M3
seg f1, PIN M5
seg g1, PIN M4
SR Latch:
LIBRARY IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SR latch is
      port(S, R: in STD LOGIC;
         Q, notQ: buffer STD LOGIC);
end SR_latch;
architecture behav of SR_latch is
begin
      Q \leq (R NOR notQ);
      notQ \le (S NOR Q);
end behav;
```

```
Gated SR Latch:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Gated SR Latch is
  Port ( S,R : in STD_LOGIC;
     clock : in STD_LOGIC;
     Q, notQ: buffer STD_LOGIC);
end Gated SR Latch;
architecture behav of Gated SR Latch is
begin
      Q <= (clock AND R) NOR notQ;
      notQ <= (clock AND S) NOR Q;
end behav;
D Latch:
LIBRARY IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity D latch is
      port( D, C : in STD LOGIC;
          Q, notQ: buffer STD LOGIC);
end D latch;
architecture behav of D latch is
begin
      process(D,C)
      begin
             if C='1' then
             Q \leq D;
             notQ \le not D;
             end if;
      end process;
end behav;
```

```
Master Slave DFF:
LIBRARY IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Master Slave Dff is
      port( D, C : in STD_LOGIC;
          Q, notQ: buffer STD LOGIC);
end Master Slave Dff;
architecture behav of Master Slave Dff is
component D latch is
 port( D, C : in STD LOGIC;
          Q, notQ: buffer STD LOGIC);
end component;
 signal Cm, Cs, Qm, Qs, NQm, NQs: std_logic;
begin
      Cm \leq C;
      C_S \leq not C;
      ms dff0: D latch port map (D, Cm, Qm, NQm);
      ms dff1: D latch port map (Qm, Cs, Qs, NQs);
      Q \leq Q_S;
      notQ \le NQs;
end behav;
Positive DFF:
LIBRARY IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Positive Dff is
      port( D, C : in STD LOGIC;
          Q, notQ: buffer STD LOGIC);
end Positive Dff;
architecture behav of Positive Dff is
```

```
component D latch is
 port( D, C : in STD LOGIC;
          Q, notQ: buffer STD LOGIC);
end component;
 signal C1, C2, Q1, Q2, NQ1, NQ2: std logic;
begin
       C1 \leq not C;
       C2 \le C;
       p dff0: D latch port map (D, C1, Q1, NQ1);
       p dff1: D latch port map (Q1, C2, Q2, NQ2);
       Q \leq Q2;
       notQ \le NQ2;
end behav;
JK FF:
LIBRARY IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity JK Flip Flop is
       port( J, K, C : in STD_LOGIC;
          Q: buffer STD LOGIC);
end JK Flip Flop;
architecture behav of JK Flip Flop is
component Positive Dff is
 port( D, C : in STD_LOGIC;
          Q, notQ: buffer STD LOGIC);
end component;
 signal Din, Q1: std logic;
begin
       Din \le (J \text{ and not } Q) \text{ or (not } K \text{ and } Q);
```

```
JKff0: Positive_Dff port map (Din, C, Q1);
      Q \le Q1;
end behav;
SRAM:
LIBRARY IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity SRAM is
      port( Din, CS, WE : in STD LOGIC;
         Q: out STD LOGIC);
end SRAM;
architecture behav of SRAM is
component Positive Dff is
             port( D, C : in STD LOGIC;
          Q, notQ: buffer STD LOGIC);
end component;
 signal Clk, Q0: std logic;
begin
      Clk \le CS and WE;
      s0: Positive Dff port map (Din, Clk, Q0);
      Q \le Q0 when (CS = '1') else 'Z';
end behav;
SRAM16:
LIBRARY IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity SRAM16 is
      port( Din: in STD LOGIC VECTOR(15 downto 0);
          CS, WE: in STD LOGIC;
          Q : out STD LOGIC VECTOR(15 downto 0) );
end SRAM16;
architecture behav of SRAM16 is
component SRAM is
      port( Din, CS, WE : in STD LOGIC;
          Q : out STD LOGIC );
end component;
 signal ans : std logic vector(15 downto 0);
begin
s16 s0: SRAM port map (Din(0), CS, WE, ans(0));
      s16 s1: SRAM port map (Din(1), CS, WE, ans(1));
      s16 s2: SRAM port map (Din(2), CS, WE, ans(2));
      s16 s3: SRAM port map (Din(3), CS, WE, ans(3));
      s16 s4: SRAM port map (Din(4), CS, WE, ans(4));
      s16 s5: SRAM port map (Din(5), CS, WE, ans(5));
      s16 s6: SRAM port map (Din(6), CS, WE, ans(6));
      s16 s7: SRAM port map (Din(7), CS, WE, ans(7));
      s16 s8: SRAM port map (Din(8), CS, WE, ans(8));
      s16 s9: SRAM port map (Din(9), CS, WE, ans(9));
      s16 s10: SRAM port map (Din(10), CS, WE, ans(10));
      s16 s11: SRAM port map (Din(11), CS, WE, ans(11));
      s16 s12: SRAM port map (Din(12), CS, WE, ans(12));
      s16 s13: SRAM port map (Din(13), CS, WE, ans(13));
      s16 s14: SRAM port map (Din(14), CS, WE, ans(14));
      s16 s15: SRAM port map (Din(15), CS, WE, ans(15));
      Q(15) \le ans(15) when (CS = '1') else 'Z';
      Q(14) \le ans(14) when (CS = '1') else 'Z';
      Q(13) \le ans(13) when (CS = '1') else 'Z';
      Q(12) \le ans(12) when (CS = '1') else 'Z';
      Q(11) \le ans(11) when (CS = '1') else 'Z';
      Q(10) \le ans(10) when (CS = '1') else 'Z';
```

```
Q(9) <= ans(9) when (CS = '1') else 'Z';

Q(8) <= ans(8) when (CS = '1') else 'Z';

Q(7) <= ans(7) when (CS = '1') else 'Z';

Q(6) <= ans(6) when (CS = '1') else 'Z';

Q(5) <= ans(5) when (CS = '1') else 'Z';

Q(4) <= ans(4) when (CS = '1') else 'Z';

Q(3) <= ans(3) when (CS = '1') else 'Z';

Q(2) <= ans(2) when (CS = '1') else 'Z';

Q(1) <= ans(1) when (CS = '1') else 'Z';

Q(0) <= ans(0) when (CS = '1') else 'Z';
```

end behav;