Simplified Single Cycle CPU

Objectives:

The goal of this lab was to design and test a single cycle CPU consisting of a number of

16-bit registers, a multiplexer, an adder-subtractor. Data was loaded using a 16-bit input

into the multiplexer, which was connected to many different registers. The CPU was

capable of four different instructions: moving data between registers, moving data

directly to registers, adding data between registers, and subtracting data between

registers.

Specifications:

Zero extend: has a 2-bit input and a 16-bit output.

Multiplexor: has two 16-bit inputs and a selector and a 16-bit output.

16x16 register: has a 16-bit data input, three registers Rw Ra Rb, a Write-enable input

and three 16-bit outputs.

Adder and subtractor: has a cin input, two 16-bit data inputs, one 16-bit output as results,

and cout output and overflow detection.

Opcode: has a 2-bit inputs and a 2-bit output.

Seven segment display: has a 16-bit input and seven 4-bit outputs.

Functionality:

Zero extend

Zero extend is to extend 2-bit data input to a 16-bit data input which to be used in 16-bit Adder/Subtractor.

<u>Multiplexor</u>

Multiplexor selector selects either the data input or the result from adder/subtractor.

16x16 register

Instruction Register Stores the instruction during the execution time.

Combined Circuit

When selector is high, input the 2-bit data and zero-extend extends the 2-bit data to 16-bit, and high write-enable to save it into Rw with an address. And do again with second input and save it to another address. Set selector to low and assign the two addresses to Ra and Rb. Then high write-enable to do addiction/subtraction and save the result into Rw with an address.

Design:

Opcode

```
library IEEE;
     use IEEE.STD LOGIC 1164.all;
 3 mentity opcode is
 4 port(
      op : in std logic vector(1 downto 0);
 5
      dec : out std logic vector(1 downto 0));
 6
 7
    end opcode;
8 = architecture arch of opcode is
9 ■begin
10
    with op select
11
      dec <= "00" when "00",
      "01" when "01",
12
     "10" when "10",
13
    "11" when "11";
14
15 end arch;
```

Zero Extend


```
1 library IEEE;
2 use IEEE.STD LOGIC 1164.ALL;
3 use IEEE.STD LOGIC ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
6 mentity zero extend is
7  port ( a : in std_logic_vector(1 downto 0);
8
              a_out : out std_logic_vector(15 downto 0));
9
10 end zero_extend;
11
12 marchitecture behavioral of zero extend is
13 ■begin
14 process (a) is
15 begin
16
17
      a out <= "00000000000000" & a;
18 end process;
19 end behavioral;
```

SRAM16


```
LIBRARY IEEE;
2
     use IEEE STD LOGIC 1164 ALL;
3
 4
    entity SRAM16 is
         port( Din : in STD LOGIC VECTOR(15 downto 0);
                Rw, Ra, Rb, WE : in STD LOGIC;
 6
7
                Q : out STD LOGIC VECTOR(15 downto 0);
                Qa : out STD LOGIC VECTOR(15 downto 0);
8
9
                Qb : out STD LOGIC VECTOR(15 downto 0));
10
     end SRAM16 ;
11
12
    architecture behav of SRAM16 is
13 component SRAM is
        port( Din, CS, WE : in STD LOGIC;
15
                Q : out STD LOGIC );
16
     end component;
17
18
        signal ans : std logic vector(15 downto 0);
19
20
     begin
21
22
23
      s16 s0: SRAM port map (Din(0), Rw, WE, ans(0));
          s16 s1: SRAM port map (Din(1), Rw, WE, ans(1));
24
          s16 s2: SRAM port map (Din(2), Rw, WE, ans(2));
25
26
         s16 s3: SRAM port map (Din(3), Rw, WE, ans(3));
27
         s16 s4: SRAM port map (Din(4), Rw, WE, ans(4));
28
         s16 s5: SRAM port map (Din(5), Rw, WE, ans(5));
29
         s16 s6: SRAM port map (Din(6), Rw, WE, ans(6));
         s16 s7: SRAM port map (Din(7), Rw, WE, ans(7));
30
         s16 s8: SRAM port map (Din(8), Rw, WE, ans(8));
31
32
         s16 s9: SRAM port map (Din(9), Rw, WE, ans(9));
         s16 s10: SRAM port map (Din(10), Rw, WE, ans(10));
33
34
         s16 s11: SRAM port map (Din(11), Rw, WE, ans(11));
35
         s16 s12: SRAM port map (Din(12), Rw, WE, ans(12));
36
         s16 s13: SRAM port map (Din(13), Rw, WE, ans(13));
37
         s16 s14: SRAM port map (Din(14), Rw, WE, ans(14));
38
         s16 s15: SRAM port map (Din(15), Rw, WE, ans(15));
39
40
         Q(15) <= ans(15) when (Rw = '1') else '2';
         Q(14) \le ans(14) when (Rw = '1') else 'Z';
41
42
         Q(13) \le ans(13) when (Rw = '1') else 'Z';
```

```
43
          Q(12) \le ans(12) when (Rw = '1') else 'Z';
          Q(11) <= ans(11) when (Rw = '1') else 'Z';
44
45
          Q(10) \le ans(10) when (Rw = '1') else 'Z';
46
          Q(9) \leftarrow ans(9) when (Rw = '1') else 'Z';
47
          Q(8) \ll ans(8) when (Rw = '1') else 'Z';
48
          Q(7) \ll ans(7) when (Rw = '1') else 'Z';
49
          Q(6) \ll ans(6) when (Rw = '1') else 'Z';
          Q(5) \ll ans(5) when (Rw = '1') else '2';
50
          Q(4) \leftarrow ans(4) when (Rw = '1') else 'Z';
51
52
          Q(3) \leftarrow ans(3) when (Rw = '1') else 'Z';
53
          Q(2) \leftarrow ans(2) when (Rw = '1') else 'Z';
54
          Q(1) \le ans(1) when (Rw = '1') else 'Z';
          Q(0) \ll ans(0) when (Rw = '1') else 'Z';
55
56
57
          Qa(15) <= ans(15) when (Ra = '1') else 'Z';
58
          Qa(14) <= ans(14) when (Ra = '1') else 'Z';
59
          Qa(13) <= ans(13) when (Ra = '1') else 'Z';
60
          Qa(12) <= ans(12) when (Ra = '1') else 'Z';
61
          Qa(11) <= ans(11) when (Ra = '1') else 'Z';
          Qa(10) <= ans(10) when (Ra = '1') else 'Z';
62
63
          Qa(9) <= ans(9) when (Ra = '1') else 'Z';
64
          Qa(8) <= ans(8) when (Ra = '1') else 'Z';
          Qa(7) <= ans(7) when (Ra = '1') else 'Z';
65
          Qa(6) <= ans(6) when (Ra = '1') else 'Z';
66
67
          Qa(5) <= ans(5) when (Ra = '1') else 'Z';
          Qa(4) <= ans(4) when (Ra = '1') else 'Z';
68
69
          Qa(3) <= ans(3) when (Ra = '1') else 'Z';
          Qa(2) <= ans(2) when (Ra = '1') else 'Z';
70
          Qa(1) <= ans(1) when (Ra = '1') else 'Z';
71
72
          Qa(0) <= ans(0) when (Ra = '1') else 'Z';
73
74
          Qb(15) <= ans(15) when (Rb = '1') else 'Z';
75
          Qb(14) <= ans(14) when (Rb = '1') else 'Z';
76
          Qb(13) <= ans(13) when (Rb = '1') else 'Z';
          Qb(12) <= ans(12) when (Rb = '1') else 'Z';
77
78
          Qb(11) <= ans(11) when (Rb = '1') else 'Z';
79
          Qb(10) <= ans(10) when (Rb = '1') else 'Z';
          Qb(9) <= ans(9) when (Rb = '1') else '2';
80
81
          Qb(8) <= ans(8) when (Rb = '1') else 'Z';
          Qb(7) \le ans(7) when (Rb = '1') else '2';
82
83
          Qb(6) <= ans(6) when (Rb = '1') else 'Z';
84
          Qb(5) <= ans(5) when (Rb = '1') else 'Z';
          Qb(4) <= ans(4) when (Rb = '1') else 'Z';
85
          Qb(3) <= ans(3) when (Rb = '1') else 'Z';
86
87
          Qb(2) <= ans(2) when (Rb = '1') else 'Z';
          Qb(1) <= ans(1) when (Rb = '1') else 'Z';
88
89
          Qb(0) <= ans(0) when (Rb = '1') else 'Z';
90
      end behav;
```

16x16 register





<u>CPU</u>




Simulation:

		Name	0 ps	10.0 ns	20.0 ns	30.0 ns	s 40.	0 ns	50.0 ns	60.0 n	s 70.	0 ns	80.0 ns	90.0 ns
₽ 0	⊟ ор		00	Ý 10) V	00		Ý 10			00		V 1	0 Ý
<u>⊪</u> 1	-op[1]			_ `				 	_					
<u>₽</u> 2	└_op[0]		<u> </u>					F						
3 3 3 8	Rw Ra		⊨	0		—∤		-	_}_	0			0	<u> </u>
iii≥ 13	⊞ Rb		\models			0					F	_	U	
<u>−</u> 18	⊞ a			3	X (0 X		2	X					
₽ 21	sel													
22	± seg_a		X	X	0	=X $=$	X	X		0		X	X	
a 27	⊞ seg_b		X	_X	0	X_	X	X		0		<u> </u>	X	1 X
3237	± seg_c		X	₩	0	₩	X	<u> </u>	_}_	0		X	—↓—	
	seg_d seg_e		\ x	➾	1	₩	X	0	-	1	==	÷	₩,	<u> </u>
₩47	± seg_f		X		1		X			1		X		
52	₩ seg_g		X		Ē		Χ	X		E		X		
1 57	cout		U											
⊚ 58	overflow		<u>U</u>						_					







Testing CPU circuit on DE2 board proven to be successful, and it behaved exactly as demonstrated in the waveform table. Above pictures were one of tests I made. I assigned value 5 to address 1000 and value 7 to 1100, and I added them and save result to address 0000 which was value c (12).

Conclusion:

This lab was quite advanced and more complex than any of the other labs we have completed so far, as the CPU was composed of several different components. However, because we were provided the skeleton for the CPU, we were just needed to implement

the instructions. Testing it on the DE2 board was not too problematic, as I was successfully able to have it working and comprehended after a few attempts.

Appendix:

Pin Assignments:

```
to, location
```

a[0], PIN N25

a[1], PIN_N26

Rw[0], PIN_P25

Rw[1], PIN_AE14

Rw[2], PIN_AF14

Rw[3], PIN AD13

Rb[0], PIN AC13

Rb[1], PIN C13

Rb[2], PIN B13

Rb[3], PIN_A13

Ra[0], PIN N1

Ra[1], PIN P1

Ra[2], PIN P2

Ra[3], PIN T7

op[0], PIN U3

op[1], PIN_U4

sel, PIN V2

cout, PIN_AE12

overflow, PIN_AD12

seg a[0], PIN AF10

seg_b[0], PIN_AB12

seg c[0], PIN AC12

seg_d[0], PIN_AD11

seg e[0], PIN AE11

seg_f[0], PIN_V14

seg_g[0], PIN_V13

seg_a[1], PIN_V20

seg b[1], PIN V21

seg_c[1], PIN_W21

```
seg_d[1], PIN_Y22
seg e[1], PIN AA24
seg f[1], PIN AA23
seg_g[1], PIN_AB24
seg a[2], PIN AB23
seg_b[2], PIN_V22
seg_c[2], PIN_AC25
seg_d[2], PIN_AC26
seg_e[2], PIN_AB26
seg f[2], PIN AB25
seg g[2], PIN Y24
seg a[3], PIN Y23
seg b[3], PIN AA25
seg c[3], PIN AA26
seg_d[3], PIN_Y26
seg e[3], PIN Y25
seg f[3], PIN U22
seg g[3], PIN W24
Zero Extend
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity zero extend is
 port (a: in std logic vector(1 downto 0);
     a out: out std logic vector(15 downto 0));
end zero extend;
architecture behavioral of zero_extend is
begin
 process (a) is
begin
 a out <= "0000000000000" & a;
end process;
end behavioral;
```

```
Opcode
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity opcode is
port(
op: in std logic vector(1 downto 0);
dec : out std_logic_vector(1 downto 0));
end opcode;
architecture arch of opcode is
begin
with op select
dec \le "00" when "00",
"01" when "01",
"10" when "10",
"11" when "11";
end arch;
Mux
LIBRARY IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity mux is
      port( a : in STD LOGIC VECTOR(15 downto 0);
          b : in STD LOGIC VECTOR(15 downto 0);
          sel: in STD LOGIC;
          cout : out STD LOGIC VECTOR(15 downto 0));
end mux;
architecture BHV of mux is
begin
      cout \leq a when (sel='1') else b;
end BHV;
4to16 Decoder
library IEEE;
use IEEE.STD LOGIC 1164.all;
```

```
entity decode4to16 is
port(
oct: in std logic vector(3 downto 0);
dec : out std logic vector(15 downto 0));
end decode4to16;
architecture arch of decode4to16 is
begin
with oct select
dec \le "000000000000001" when "0000",
"00000000000000010" when "0001",
"00000000000000100" when "0010",
"0000000000001000" when "0011",
"0000000000010000" when "0100",
"0000000000100000" when "0101",
"000000001000000" when "0110",
"000000010000000" when "0111",
"000000100000000" when "1000",
"000001000000000" when "1001",
"0000010000000000" when "1010",
"0000100000000000" when "1011",
"0001000000000000" when "1100",
"0010000000000000" when "1101",
"0100000000000000" when "1110",
"1000000000000000" when "1111",
"000000000000000" when others;
end arch;
SRAM
LIBRARY IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity SRAM is
      port( Din, CS, WE : in STD LOGIC;
         Q: out STD LOGIC);
end SRAM;
architecture behav of SRAM is
component Positive Dff is
             port(D, C: in STD LOGIC;
```

```
Q, notQ: buffer STD LOGIC);
end component;
 signal Clk, Q0: std logic;
begin
      Clk \le CS and WE;
      s0: Positive Dff port map (Din, Clk, Q0);
      Q \leq Q0;
end behav;
16bit Adder/Subtractor
LIBRARY IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ADDSUB16 is
 port(a, b
                          STD LOGIC VECTOR(15 downto 0);
                    : in
    cin: in STD LOGIC;
                    : out
                          STD LOGIC VECTOR(15 downto 0);
          ans
          cout, overflow
                                 : out
                                       STD LOGIC
                                                           );
end ADDSUB16;
architecture struct of ADDSUB16 is
component ADDER2 is
 port( a0, a1 : in
                    STD LOGIC;
    b0, b1
                    : in
                          STD LOGIC;
    cin: in STD_LOGIC;
          ans0, ans1
                                 STD_LOGIC;
                          : out
          cout: out STD_LOGIC
                                       );
end component;
signal c0, c1, c2, c3, c4, c5, c6, c7 : STD LOGIC;
signal MP: std logic vector(15 downto 0);
begin
```

```
MP(1) \le cin XOR b(1);
MP(2) \leq \sin XOR b(2);
MP(3) \le cin XOR b(3);
MP(4) \leq cin XOR b(4);
MP(5) \le cin XOR b(5);
MP(6) \le cin XOR b(6);
MP(7) \le cin XOR b(7);
MP(8) \leq cin XOR b(8);
MP(9) \le cin XOR b(9);
MP(10) \le cin XOR b(10);
MP(11) \le cin XOR b(11);
MP(12) \le cin XOR b(12);
MP(13) \le cin XOR b(13);
MP(14) \le cin XOR b(14);
MP(15) \le cin XOR b(15);
b adder0: ADDER2 port map (a(0), a(1), MP(0), MP(1), cin, ans(0), ans(1), c0);
b adder1: ADDER2 port map (a(2), a(3), MP(2), MP(3), c0, ans(2), ans(3), c1);
b adder2: ADDER2 port map (a(4), a(5), MP(4), MP(5), c1, ans(4), ans(5), c2);
b adder3: ADDER2 port map (a(6), a(7), MP(6), MP(7), c2, ans(6), ans(7), c3);
b adder4: ADDER2 port map (a(8), a(9), MP(8), MP(9), c3, ans(8), ans(9), c4);
b adder5: ADDER2 port map (a(10), a(11), MP(10), MP(11), c4, ans(10), ans(11), c5);
b adder6: ADDER2 port map (a(12), a(13), MP(12), MP(13), c5, ans(12), ans(13), c6);
b adder7: ADDER2 port map (a(14), a(15), MP(14), MP(15), c6, ans(14), ans(15), c7);
overflow \leq ((a(14) \text{ and } (MP(14) \text{ or } c6)) \text{ or } (c6 \text{ and } MP(14))) \text{ XOR } c7;
cout \le not cin and c7;
end struct;
```

 $MP(0) \le \sin XOR b(0)$;

```
SRAM16
LIBRARY IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity SRAM16 is
      port( Din: in STD LOGIC VECTOR(15 downto 0);
          Rw, Ra, Rb, WE: in STD LOGIC;
          Q: out STD LOGIC VECTOR(15 downto 0);
          Qa : out STD LOGIC VECTOR(15 downto 0);
          Qb: out STD LOGIC VECTOR(15 downto 0));
end SRAM16;
architecture behav of SRAM16 is
component SRAM is
      port( Din, CS, WE : in STD LOGIC;
          Q: out STD LOGIC);
end component;
 signal ans : std logic vector(15 downto 0);
begin
s16 s0: SRAM port map (Din(0), Rw, WE, ans(0));
      s16 s1: SRAM port map (Din(1), Rw, WE, ans(1));
      s16 s2: SRAM port map (Din(2), Rw, WE, ans(2));
      s16 s3: SRAM port map (Din(3), Rw, WE, ans(3));
      s16 s4: SRAM port map (Din(4), Rw, WE, ans(4));
      s16 s5: SRAM port map (Din(5), Rw, WE, ans(5));
      s16 s6: SRAM port map (Din(6), Rw, WE, ans(6));
      s16 s7: SRAM port map (Din(7), Rw, WE, ans(7));
      s16 s8: SRAM port map (Din(8), Rw, WE, ans(8));
      s16 s9: SRAM port map (Din(9), Rw, WE, ans(9));
      s16 s10: SRAM port map (Din(10), Rw, WE, ans(10));
      s16 s11: SRAM port map (Din(11), Rw, WE, ans(11));
      s16 s12: SRAM port map (Din(12), Rw, WE, ans(12));
      s16 s13: SRAM port map (Din(13), Rw, WE, ans(13));
      s16 s14: SRAM port map (Din(14), Rw, WE, ans(14));
```

```
s16 s15: SRAM port map (Din(15), Rw, WE, ans(15));
Q(15) \le ans(15) when (Rw = '1') else 'Z';
Q(14) \le ans(14) when (Rw = '1') else 'Z';
Q(13) \le ans(13) when (Rw = '1') else 'Z';
Q(12) \le ans(12) when (Rw = '1') else 'Z';
Q(11) \le ans(11) when (Rw = '1') else 'Z';
Q(10) \le ans(10) when (Rw = '1') else 'Z';
Q(9) \le ans(9) when (Rw = '1') else 'Z';
Q(8) \le ans(8) when (Rw = '1') else 'Z';
Q(7) \le ans(7) when (Rw = '1') else 'Z';
Q(6) \le ans(6) when (Rw = '1') else 'Z';
Q(5) \le ans(5) when (Rw = '1') else 'Z';
Q(4) \le ans(4) when (Rw = '1') else 'Z';
Q(3) \le ans(3) when (Rw = '1') else 'Z';
Q(2) \le ans(2) when (Rw = '1') else 'Z';
Q(1) \le ans(1) when (Rw = '1') else 'Z';
Q(0) \le ans(0) when (Rw = '1') else 'Z';
Qa(15) \le ans(15) when (Ra = '1') else 'Z';
Qa(14) \le ans(14) when (Ra = '1') else 'Z';
Qa(13) \le ans(13) when (Ra = '1') else 'Z';
Qa(12) \le ans(12) when (Ra = '1') else 'Z';
Qa(11) \le ans(11) when (Ra = '1') else 'Z';
Qa(10) \le ans(10) when (Ra = '1') else 'Z';
Qa(9) \le ans(9) when (Ra = '1') else 'Z';
Qa(8) \le ans(8) when (Ra = '1') else 'Z';
Qa(7) \le ans(7) when (Ra = '1') else 'Z';
Qa(6) \le ans(6) when (Ra = '1') else 'Z';
Qa(5) \le ans(5) when (Ra = '1') else 'Z';
Qa(4) \le ans(4) when (Ra = '1') else 'Z';
Qa(3) \le ans(3) when (Ra = '1') else 'Z';
Qa(2) \leq ans(2) when (Ra = '1') else 'Z';
Qa(1) \le ans(1) when (Ra = '1') else 'Z';
Qa(0) \le ans(0) when (Ra = '1') else 'Z';
Qb(15) \le ans(15) when (Rb = '1') else 'Z';
Qb(14) \le ans(14) when (Rb = '1') else 'Z';
Qb(13) \le ans(13) when (Rb = '1') else 'Z';
Qb(12) \le ans(12) when (Rb = '1') else 'Z';
```

```
Qb(11) \mathrel{<=} ans(11) \text{ when } (Rb = '1') \text{ else } 'Z'; \\ Qb(10) \mathrel{<=} ans(10) \text{ when } (Rb = '1') \text{ else } 'Z'; \\ Qb(9) \mathrel{<=} ans(9) \text{ when } (Rb = '1') \text{ else } 'Z'; \\ Qb(8) \mathrel{<=} ans(8) \text{ when } (Rb = '1') \text{ else } 'Z'; \\ Qb(7) \mathrel{<=} ans(7) \text{ when } (Rb = '1') \text{ else } 'Z'; \\ Qb(6) \mathrel{<=} ans(6) \text{ when } (Rb = '1') \text{ else } 'Z'; \\ Qb(5) \mathrel{<=} ans(5) \text{ when } (Rb = '1') \text{ else } 'Z'; \\ Qb(4) \mathrel{<=} ans(4) \text{ when } (Rb = '1') \text{ else } 'Z'; \\ Qb(3) \mathrel{<=} ans(3) \text{ when } (Rb = '1') \text{ else } 'Z'; \\ Qb(2) \mathrel{<=} ans(2) \text{ when } (Rb = '1') \text{ else } 'Z'; \\ Qb(1) \mathrel{<=} ans(1) \text{ when } (Rb = '1') \text{ else } 'Z'; \\ Qb(0) \mathrel{<=} ans(0) \text{ when } (Rb = '1') \text{ else } 'Z'; \\ \text{end behav;}
```