13.10 A 4nm 48Gb/s/wire Single-Ended NRZ Parallel Transceiver with Offset-Calibration and Equalization Schemes for Next-Generation Memory Interfaces and Chiplets

Kihwan Seong, Wooseuk Oh, Hyunwoo Lee, Gyeomje Bae, Youngseob Suh, Hyemun Lee, Juyoung Kim, Eunsu Kim, Yeongeon Kang, Gunhu Mo, Youjin Lee, Mingyeong Kim, Seongno Lee, Donguk Park, Byoung-Joo Yoo, Hyo-Gyuem Rhew, Jongshin Shin

Samsung Electronics, Hwaseong, Korea

 $\overline{\overset{\infty}{\circ}}$ With the development of industries, such as high-performance computing, advanced $^{\frac{1}{12}}$ driver-assistance systems, artificial intelligence, and deep learning, demand for high- $^{
atural}$ bandwidth memory, and chiplets continues to increase. Most of these applications generally use a source-synchronous single-ended parallel transceiver architecture and consist of a 2.5D package (called an advanced package) along with silicon interposer channels [1]. Applications also include a lot of high-speed I/O to process large amounts Channels [1]. Applications also include a lot of high-speed i/O to process large amounts of data. In general, to achieve high-speed operation and high performance, bandwidth \Im extension techniques, such as inductors and a continuous-time linear equalizer, and calibration schemes, such as slicer-offset calibration and skew calibration, between data and clock have been used in high-speed transceivers. However, these schemes are difficult to implement for applications that require many high-speed transceivers in a small area. For example, if an RX uses a quarter-rate architecture for high-speed operation, each slicer in the RX requires offset-calibration circuits, which require a Significant area and static power consumption. Therefore, equalization techniques and the training schemes that can be implemented with low power and small area are being $^{\square}_{\square}$ developed. Further, a 2D package, called standard package, with package substrate Ξ channels is being reviewed as an alternative to the advanced package for cost 텇competitiveness [2-5]. In this work, we implement a 4nm 48Gb/s/wire single-ended NRZ parallel transceiver for next-generation memory interfaces and chiplets using standard package. The TX adopts an IQ clock divider with a high-speed clock and reset generator (HCRG) that prevents abnormal operations. We implement an on-chip Tx feedback gequalizer, with a reduced feedback time and propose a duty-cycle corrector with crosscoupled inverters to minimize settling time and eliminate dynamic voltage stress. For the RX, digitally-controlled offset-calibration circuits are implemented, for each slicer, to reduce static-power consumption and area. Training algorithms for offset calibration are controlled by software. The transceiver in a 4nm FinFET CMOS technology operates up to 4 Gb/s/wire with a 10mm package substrate channel and achieves a 1.66Tb/s/mm beach-front bandwidth.

É Figure 13.10.1 shows the source synchronous NZR single-ended parallel transceiver with small area and low-power consumption. The transceiver consists of four Tx and RX Slices. Each TX and RX slice consists of 10 DQs for data and a DQS (DQSP and DQSN) gfor the strobe clock, which operates up to 48GB/s. The TX DQS includes a duty-cycle corrector (DCC) and an IQ clock divider; the duty cycle corrector, with cross-couple ginverters, is implemented to minimize settling time and remove dynamic voltage stress; Ethe IQ clock divider includes a clock and reset generator to prevent abnormal operation during high-speed operation. The digitally-controlled RX-slicer offset-calibration circuits \Im are implemented to reduce static power consumption and chip area. The TX includes .# low-swing output drivers for low-power consumption; the output drivers consist of pushgpull NMOS voltage-mode drivers for low swing, and a capacitive-equalizer driver to Öeliminate ISI. The RX includes coarse and fine de-skew circuits to compensate for the ਛੋ skew between DQ and DQS; NAND-based coarse delay lines and phase-interpolator based $\overline{\gamma}$ fine delay lines are used for the coarse de-skew, and phase rotators are used for the fine de-skew. To reduce phase-rotator power consumption, the common skew between DQ gand DQS, which all DQs have, is compensated with the coarse de-skew circuits, and only ਵੀ the remaining skew is compensated with the fine-skew circuits.

Figure 13.10.2 shows a 4:1 serializer with a transmitter on-chip feedback equalizer (OFE). A quarter-rate architecture is used for the high-speed transmitter because it relieves timing constraints, such as setup and hold times. However, this architecture increases parasitic capacitance at the serializer's output node; causing inter-symbol interference (ISI), which increases jitter. In prior work, an on-chip feedback equalizer, with 2 inverters, was used to reduce the ISI [6]. A feedback time (t_i) <1UI is required to compensate for ISI that occurs at the serializer output by the OFE. An on-chip feedback equalizer, with a fast-feedback time, is proposed for high-speed operation; it can be configured as a single source follower to reduce the feedback time by up to 50%.

Figure 13.10.3 shows the proposed RX slicers with offset-calibration circuits. Transistors M1 and M2, and DACs are added to compensate for the slicer offset in prior work. The DAC voltage is applied to the transistors to compensate for slicer offset. To compensate each slicer, the number of DACs must equal the number of slicers; hence, power consumption and area increases. In this work, we implement a digitally-controlled offset-calibration circuits for slicer compensation and to minimize static power consumption and area. During offset calibration, the PAD is connected to the input common-mode

voltage (V_{REF}). To find the optimal offset code, the de-serialized data (RXDATA[31:0]) is checked while sweeping the offset codes (OFSI[N:1], OFSQ[N:1], OFSIB[N:1], and OFSQB[N:1]) from minimum to maximum or vice versa. When the offset code is minimum the de-serialized data bits are all zeros, and when the offset code is maximum the de-serialized data bits are all ones. The offset codes are fixed by post-processing the codes found via the sweep operation. A pattern checker and the up-down counter FSM are implemented in software. To minimize the feedback time and compensate for the ISI, the second latch includes the DFE used [7].

The TX DQS includes a duty-cycle corrector (DCC) and a high-speed IQ clock divider (Fig. 13.10.4). Many DCCs contain an AC-coupling capacitor and resistors to compensate for duty-cycle distortion, so a setting time (t_{settle}) is required for normal clock generation. However, to transmit data without additional latency, the settling time must be minimized: for example, when retransmitting data after an idle state. Additionally, when a DCC operation starts, dynamic voltage stress occurs at the input nodes of inverters I1 and I2, due to the initial charge of the AC coupling capacitor; resulting in an inverter reliability issue. A DCC, with cross-coupled inverters, is proposed to eliminate this dynamic voltage stress and to minimize the settling time. The cross-coupled inverters are activated before the clock signal toggles, t₁. Then deactivated after the clock signal toggles, t₂. Settling time is minimized and the dynamic voltage stress is avoided as the inverters maintain the differential CMOS voltage level. The high-speed IQ clock divider receives the 24GHz 2-phase clocks (DCC_CLKP, DCC_CLKN) from the DCC and generates the 12GHz 4phase clocks (I_{clk 12GHz}, Q_{clk 12GHz}, IB_{clk 12GHz}, QB_{clk 12GHz}). In prior work, the clock divider used either an asynchronous reset or a synchronous reset sampled with the high-speed clock and becomes active when the reset signal is released. However, as clock speeds increase, prior schemes can cause abnormal behavior: since the latch can be enabled after releasing the reset, there are periods where the pulse width is less than the clockpulse width; the clock divider considers the short pulse as a fast-frequency signal, resulting in abnormal behavior. HCRG is proposed to eliminate abnormal divider operation due to the reset. The HCRG is implemented using high-speed latches (HSL). Synchronous-reset signals (SRST, SRSTN) are generated; then the gated clock signals (GCLKP, GCLKN) are generated using the reset signals (SAM_RST, SAM_RSTN) to guarantee an entire clock-signal pulse width; the reset is first released, and then the gated-clock signal is released.

Figure 13.10.5 shows the transceiver configuration within the package and the measurement results of the transceiver at 48Gb/s/wire. Two identical transceivers are connected inside the package with 10mm package substrate channels. The inner signal is connected to the inner signal, and the outer signal is connected to the outer signal; The connections depend on the rule constraints of the package design. Three layers are used for signal routing in the package to connect the 12 signals: 10 DQs and 2 DQS. A specific signal for measuring the TX eye diagram is assigned to the external ball without connecting it through the package-substrate channels. A measured eye-diagram at 48Gb/s with a 12.5ps/88mV margin shows that the implemented TX operates up to 48Gb/s. The measured eye-diagram is a waveform that reflects the characteristics of the package, probe card, and the internal $\rm V_{SS}$ equipment termination. The post-processed on-chip transceiver eye diagram at 48Gb/s shows a 12ps/85mV horizontal/vertical eye opening.

The performance summary is shown in Fig. 13.10.6. The transceiver is implemented using a standard package for next-generation memory interfaces and chiplets; it is fabricated in a 4nm CMOS technology. The transceiver operates up to 48Gb/s/wire with 10mm package substrate channels. The channel loss is -3dB at 24GHz. The transceiver achieves the best beach-front bandwidth and FoM compared to prior works. The testchip micrograph is shown in Fig. 13.10.7.

References:

- [1] K. Chae et al., "A 4nm 1.15TB/s HBM3 Interface with Resistor-Tuned Offset-Calibration and In-Situ Margin-Detection," *ISSCC*, pp. 406-407, 2023.
- [2] J. M. Wilson et al., "A 1.17pJ/b 25Gb/s/pin ground-referenced single-ended serial link for off- and on-package communication in 16nm CMOS using a process- and temperature-adaptive voltage regulator," *ISSCC*, pp. 276-278, 2018.
- [3] M. Erett et al., "A 126mW 56Gb/s NRZ wireline transceiver for synchronous short-reach applications in 16nm FinFET," *ISSCC*, pp. 274-276, 2018.
- [4] K. McCollough et al., "11.3 A 480Gb/s/mm 1.7pJ/b Short-Reach Wireline Transceiver Using Single-Ended NRZ for Die-to-Die Applications," ISSCC, pp. 184-185, 2021.
- [5] G. Gangasani et al., "A 1.6Tb/s Chiplet over XSR-MCM Channels using 113Gb/s PAM-4 Transceiver with Dynamic Receiver-Driven Adaptation of TX-FFE and Programmable Roaming Taps in 5nm CMOS," *ISSCC*, pp. 122-124, 2022.
- [6] K. Kim et al., "25.1 A 24Gb/s/pin 8Gb GDDR6 with a Half-Rate Daisy-Chain-Based Clocking Architecture and IO Circuitry for Low-Noise Operation," *ISSCC*, pp. 344-346, 2021
- [7] K. Seong et al., "A 4nm 32Gb/s 8Tb/s/mm Die-to-Die Chiplet Using NRZ Single-Ended Transceiver with Equalization Schemes And Training Techniques," *ISSCC*, pp. 114-116, 2023.

CTRLN —

CTRLP -9

BUF_OUT (w/o)




Figure 13.10.1: Implemented transceiver architecture.




Figure 13.10.3: Conceptual view of RX offset-calibration scheme.




Figure 13.10.4: Implemented duty-cycle corrector and high-speed IQ clock divider.





Figure 13.10.5: Measured TX eye-diagram and post-processed on-chip eye diagram at 48Gb/s.



	[2] ISSCC18	[3] ISSCC18	[4] ISSCC21	[5] ISSCC22	This work
Technology	16nm	16nm	7nm	5nm	4nm
Channel length (mm)	10/80 (PKG sub)*	25 (PKG sub)*	20 (PKG sub)*	5-80 (PKG sub)*	10 (PKG sub) ¹
Bump pitch (um)		150	130		130
Data rate (Gbps/pin)	25	56	40	113	48
Bandwidth of beach front (Tbps/mm)	0.2	0.168	0.45	0.46	1.85
Power efficiency (pJ/bit)	1.17	2.25	1.7	1.55	0.67
FoM ((Tbps/mm)/(pJ/bit))	0.17	0.07	0.26	0.296	2.76

Figure 13.10.6: Performance summary.

ISSCC 2024 PAPER CONTINUATIONS

