2.3 A 220GOPS 96-Core Processor with 6 Chiplets 3D-Stacked on an Active Interposer Offering 0.6ns/mm Latency, 3Tb/s/mm² Inter-Chiplet Interconnects and 156mW/mm² @ 82%-Peak-Efficiency DC-DC Converters

Pascal Vivet¹, Eric Guthmuller¹, Yvain Thonnart¹, Gael Pillonnet¹, Guillaume Moritz¹, Ivan Miro-Panadès¹, Cesar Fuguet¹, Jean Durupt¹, Christian Bernard¹, Didier Varreau¹, Julian Pontes¹, Sebastien Thuries¹, David Coriat¹, Michel Harrand¹, Denis Dutoit¹, Didier Lattard¹, Lucile Arnaud¹, Jean Charbonnier¹, Perceval Coudrain¹, Arnaud Garnier¹, Frederic Berger¹, Alain Gueugnot¹, Alain Greiner², Quentin Meunier², Alexis Farcy³, Alexandre Arriordaz⁴, Severine Cheramy¹, Fabien Clermidy¹

¹CEA-LETI-MINATEC, Grenoble, France, ²Sorbonne University, Paris, France, ³STMicroelectronics, Crolles, France, ⁴Mentor, St. Ismier, France

In the context of high-performance computing and big-data applications, the quest for performance requires modular, scalable, energy-efficient, low-cost manycore systems. Partitioning the system into multiple chiplets 3D-stacked onto largescale interposers – organic substrate [1], 2.5D passive interposer [2] or silicon bridge [3] - leads to large modular architectures and cost reductions in advanced technologies by the Known Good Die (KGD) strategy and yield management. However, these approaches lack flexible efficient long-distance communications, smooth integration of heterogeneous chiplets, and easy integration of lessscalable analog functions, such as power management [4] and system IOs. To tackle these issues, this paper presents an active interposer integrating: i) a Switched Capacitor Voltage Regulator (SCVR) for on-chip power management; ii) flexible system interconnect topologies between all chiplets for scalable cache coherency support; iii) energy-efficient 3D-plugs for dense inter-layer communication; iv) a memory-IO controller and PHY for socket communication. The chip (Fig. 2.3.7) integrates 96 cores in 6 chiplets in 28nm FDSOI CMOS, 3Dstacked in a face-to-face configuration using 20µm-pitch micro-bumps (μ-bumps) onto a 200 mm² active interposer with 40μm-pitch Through Silicon Via (TSV) middle in a 65nm technology node. Even though complex functions are integrated, active-interposer yield is high thanks to the mature 65nm node and a reduced complexity (0.08transistors/µm²), with 30% of interposer area devoted to a SCVR variability-tolerant capacitors scheme.

As shown in Fig. 2.3.1, each chiplet is composed of 4 clusters of 4 scalar MIPS32v1 cores [5]. Memory is physically distributed throughout chiplet L2caches, and provides a fully cache-coherent hierarchy composed of: i) 16kB L1 I-cache and D-cache per core; ii) a shared distributed L2-cache with 256kB per cluster; iii) an adaptive L3-cache with 4 tiles of 1MB per chiplet, for a total of 34MB of cache. Flexible system communications are fully distributed in the 6 chiplets and in the active interposer using Network-on-Chip (NoC) routers and different kind of 3D-plugs: i) between L1 and L2 caches: a 5-channel 2D-mesh interconnect implements the cache-coherency protocol, using short-reach highbandwidth inter-chiplet passive links on-interposer; ii) between L2 and L3 tiles: a 2-channel 2D-mesh interconnect uses long-reach low-latency Quasi-Delay-Insensitive (QDI) asynchronous active links in the interposer; and, iii) between L3-caches and off-chip DRAM memory: a 2-channel 2D-mesh interconnect uses long-reach synchronous active links in the interposer and integrates a memory-10 controller and a 4×32b LVDS PHY at 600Mb/s offering a total 19.2GB/s off-chip bandwidth. The 3D flexible communications are allowed by generic chipletinterposer interfaces, so-called 3D-plugs, which integrate the micro-bump array, the micro-buffer cells (bidirectional driver with ESD protection, level shifter and pull-up), and boundary-scan logic. Chiplet-level Dynamic Voltage and Frequency Scaling (DVFS) is enabled by SCVRs on the active interposer below each chiplet, surrounded by the pipelined NoC links. Finally, the active interposer embeds regular infrastructure, such as clocking, configuration, sensors (thermal & stress), and a design-for-test scheme. The circuit is fully testable (Fig. 2.3.8), for KGD sorting of both chiplets and the active interposer, and for final test, using compressed full scan, IJTAG for 2D IO and 3D IO boundary scan, BIST engines, and dedicated test pads.

The active interposer allows the integration of 6 SCVRs for individual and fast DVFS transitions per chiplet and reduced IR-drop effects. Below each chiplet, each SCVR (Fig. 2.3.2) is composed of 270 $0.2\times0.2\mu m^2$ regular unit cells in a checkerboard pattern using thick-oxide transistors and a MOS-MOM-MIM capacitor stack to maximize the capacitance density (8.9nF/mm²). The 11.3mm² SCVR footprint, corresponding to 50% of the above chiplet's area, achieves a measured 156mW/mm² power density at 82% peak efficiency. The SCVR input voltage $V_{\rm IN}$ (up to 2.5V) is delivered from the interposer back-face through a $40\mu m$ -pitch TSV array, and then stepped-down by a 10-phase interleaved 3-stage gearbox scheme to generate 7 lossless voltage ratios from 4:1 to 4:3. This allows high conversion efficiency over a wide $V_{\rm OUT}$ range of 0.35V-1.3V for flexible DVFS,

which is finally delivered to the chiplet through a micro-bump face-to-face power grid (Fig. 2.3.7). The SCVR input voltage (up to 2.5V) reduces total input current and the required number of power IOs in the package. Each SCVR is supervised by a central clock-frequency and feedback controller to allow fast DVFS and IRdrop mitigation (<10ns step response).

Figure 2.3.3 illustrates the microarchitecture of the source-synchronous 3D-plugs used for 2.5D passive and 3D face-to-face links. Implemented as a standard synthesizable digital design, 3D-plugs provide multiple Virtual Channels (VC) and use credit and clock forwarding schemes. They operate at a higher frequency than the NoC to reduce contention due to VC multiplexing. Delay lines and polarity selectors are used to skew the TX clock for RX data sampling (CLK_TX_ ϕ 1) and TX credit sampling (CLK_TX_ ϕ 2). 2.5D passive links are routed using M2-M4 or M3-M5 BEoL metals with 0.3µm width, 1.1µm pitch and balanced track lengths, while the forwarded clocks are routed separately with ground shielding. The achieved 3Tb/s/mm² bandwidth density is 1.9× higher than [2] for 3D links, and 2.5D passive links reach a 12% higher bandwidth cross-section. The aggregate synchronous 3D/2.5D links bandwidth is 527 GB/s.

The different inter-chiplet interconnects are detailed in Fig. 2.3.4. Their systemlevel performance is measured using on-chip traffic generators and probes, while latency and energy breakdowns have been refined by simulation. The three interconnect types show different strengths and tradeoffs, which can be best used for different traffic types. Abutted synchronous 3D-plugs for neighboring L1-L2 cache coherence traffic operate up to 1.25GHz with the lowest latency of 7.2ns between source and destination clock domains. Large applications with distant L1-L2 traffic require routing over several chiplets, with the lowest propagation energy of 0.15pJ/b/mm due to a full path in the 28nm node, but a latency increased by multiple clock-domain crossings. QDI asynchronous logic for L2-L3 traffic has the lowest latency of 0.6ns/mm including routers and pipelined links, which is 3.3× better than its synchronous counterpart, with an efficient 0.97GHz 4-phase protocol in the interposer and 2-phase conversion to hide the handshake latency in the 3D-plugs. L3-to-off-chip-memory traffic uses a single clock domain in the interposer with best synchronous propagation speed of 2ns/mm.

Figure 2.3.5 explores overall chip power and performance measurements. Power consumption and energy efficiency, while running the Coremark benchmark, is compared to a theoretical system using a digital LDO instead of the proposed fully integrated SCVR. Using a LDO at same $V_{\text{IN}}=2.5V$ would result in a $2\times$ increase in power consumption, a lower V_{IN} would be needed to limit losses at the expense of more power pins and voltage-drop issues. The power breakdown shows the low power budget of the active interposer (only 3% is devoted to interposer logic). The cores represent over half the power consumption of the chiplets, consuming the majority of the measured chip power (17W). Lastly, scalability of the cachecoherent architecture is analyzed by running an image filtering application from 1 to 512 cores. Results for more than 96 cores were obtained by RTL simulation with additional chiplets. Compared to single core execution, a $67\times$ execution-time speedup is obtained with 96 cores and $340\times$ with 512 cores.

Compared to prior art (Fig. 2.3.6), the circuit is the first chiplet-based manycore architecture for high-performance computing using an active interposer, integrating: i) a fully integrated voltage regulator, using free area available in the active interposer, offering DVFS-per-chiplet and achieving 156mW/mm² at 82% peak power efficiency (10% higher than [4]); ii) flexible and distributed NoC meshes for scalable cache-coherency traffic, with 0.6ns/mm inter-chiplet latency using asynchronous signaling, and a 0.59pJ/b synchronous 3D-plug energy efficiency with 3Tb/s/mm² bandwidth density.

An active interposer enables efficient integration of large-scale chiplet-based computing systems. Such schemes can be applied for integration of similar chiplets as presented above, but also for smooth integration of heterogeneous chiplets.

Acknowledgements:

This work was partly funded by the French National Program Programme d'Investissements d'Avenir, IRT Nanoelec under Grant ANR-10-AIRT-05.

References:

- [1] N. Beck et al., "Zeppelin: An SoC for Multichip Architectures," *ISSCC*, pp. 40-41, Feb. 2018.
- [2] Mu-Shan Lin et al., "A 7nm 4GHz Arm®-Core-Based CoWoS® Chiplet Design for High Performance Computing," *IEEE Symp. VLSI Circuits*, June 2019.
- [3] David Greenhill et al., "A 14nm 1GHz FPGA with 2.5D Transceiver Integration," ISSCC, pp. 54-55, Feb. 2017.
- [4] P. Meinerzhagen et al., "An Energy-Efficient Graphics Processor Featuring Fine-Grain DVFS with Integrated Voltage Regulators, Execution-Unit Turbo, and Retentive Sleep in 14nm Tri-Gate CMOS," *ISSCC*, pp. 38-40, Feb. 2018.




Figure 2.3.1: 96-core architecture composed of 6 chiplets 3D-stacked onto an active CMOS interposer.




Figure 2.3.2: Switched Capacitor Voltage Regulator (SCVR) providing DVFS per-chiplet.




Figure 2.3.3: 3D-plug communication: source-synchronous interface microarchitecture and performance.




Figure 2.3.4: Interposer distributed synchronous and asynchronous NoCs; 3Dplug asynchronous interface.

35 - all logic (excl. IO pads) all logic+SCVR@2.5V VIN - all logic+LDO@2.5V VIN	Interposer Chiplet 1 21% Clocking Chiplet 2 11%
all logic+SCVR@2.5V VIN - all logic+LDO@2.5V VIN 2X 3:2	SCVR 17% 11% 11% 12% L25 12% L25 12% L25 12% L25 11% Chiplet 3 13% 11% 11% Chiplet 4 cores+115
0 2:1	Chiplet 6 Chiplet 5
500 3:1600 700 800 900 1000 11100 Core Voltage (mV)	Chiplets @ 1V, 900 MHz
9.6 Gops/W Coremark 246MHz@0.6V 246MHz@0.6V	256 Ideal 67x Our IC for
afficienc 4	Estimated 96 cores 340x for 512 cores 16 for 16 for 16 for 17 for 18 for
all logic (excl. IO pads) all logic+SCVR@2.5V VIN all logic+LDO@2.5V VIN	4 Mixels image filtering application (10 convolution, transposition and synchronization with barriers)
200 400 600 800 1000 Core Frequency (MHz)	0 1 4 16 64 256 Number of Cores

Figure 2.3.5: System performance, including SCVR<->LDO comparison, power breakdown, and many-core scalability.

		This work	[4] ISSCC'2018	[1] ISSCC'2018	[2] VLSI'2019	[3] ISSCC'2017	Units
			INTEL	AMD	TSMC	INTEL	
	Chiplet Technology	FDSOI	FinFET	FinFET	FinFET	FinFET	
	Chipiet rechnology	28nm	14nm	14nm	7nm	14nm	
	Interposer Technology Active CMOS 65nm		MCM	Passive	EMIB		
g g		CMOS 65nm	no	substrate	CoWoS ®	bridge	
응	Interposer extra features	yes	N/A	no	no	no	
Technology	Total system yield	High, using active interposer mature technology and low transistor count	N/A	high	high	high	
	Die-to-Die µbump pitch	20	N/A	> 100	40	55	μm
r Mgt	Voltage Regulator (VR) type	Integrated in interposer, 1 SCVR per chiplet with MOS+MOM+MIM	on-chip distributed SCVR with MIM	LDO per core, with MIM	no	no	
Power	VR area	34% of active interposer	MIM above 40% of core area	-	N/A	N/A	
	VR peak efficiency	82%	72%	LDO limited	N/A	N/A	
nterconnect	Interconnect types	Distributed NoC meshes for scalable chip-to-chip cache-coherency traffic	N/A	Scalable Data Fabric (SDF)	LIPINCON [™] links	AIB interconnect	
5	3D Plug power efficiency	0.59	N/A	2.0	0.56	1.2	pJ/bit
重	BW density	3.0	N/A		1.6	1.5	Tb/s/mm ²
	Aggregate 3D bandwidth	527	N/A	-	640	504	GByte/s
	Number of chiplets	6	1	1 - 4	2	1 FPGA fabric 6 transceivers	
S.	Number of cores	96	18	8 - 32	8	FPGA fabric	
_	Max Frequency	1.15	0.4	4.1	4	1	GHz
	Gops (32b-Integer)	220 (peak mult./acc.)	14.4	131,2 - 524,8	128	N/A	Gop/s

Figure 2.3.6: Performance summary and comparison to prior art.

ISSCC 2020 PAPER CONTINUATIONS




Figure 2.3.7: Chip microphotographs, 3D cross section, package and technology features.

Application Board features :

32 GByte DDR4 memory

2 FPGAs to handle all circuit IOs & bridges




Figure 2.3.S1: 3D design-for-test architecture for Known-Good-Die (KGD) sorting (chiplet test at wafer level before assembly) and final test (final chip test after 3D assembly of chiplets onto the active interposer and packaging).



Figure 2.3.S2: Circuit board demonstration and applications.




Figure 2.3.S3: 3D chip-package thermal analysis.

Additional References:

[5] E. Guthmuller et al., "A 29 Gops/Watt 3D-Ready 16-Core Computing Fabric with Scalable Cache Coherent Architecture Using Distributed L2 and Adaptive L3 Caches," *ESSCIRC*, Sept. 2018.

[6] P. Vivet et al., "A $4\times4\times2$ Homogeneous Scalable 3D Network-on-Chip Circuit with 326 MFlit/s 0.66pJ/b Robust and Fault Tolerant Asynchronous 3D Links," *ISSCC*, pp. 146-147, Feb. 2016.