



香港中文大學
The Chinese University of Hong Kong

Chiplet Architecture: Heterogeneous Interface

Shixin CHEN

Department of Computer Science & Engineering

Chinese University of Hong Kong

sxchen22@cse.cuhk.edu.hk

December 14, 2023

Heterogeneous Interface (Hetero-IF)¹

- Pros: The interconnection allows chiplets to use two different interfaces (parallel IF and serial IF) at the same time.
- Challenges: The microarchitecture, scheduling, interconnection, and routing issues have not been discussed so far.




Figure 1: Multi-chiplet system: Advanced packaging technologies provide abundant interconnection possibilities.

¹Yinxiao Feng, Dong Xiang, and Kaisheng Ma (2023). “Heterogeneous Die-to-Die Interfaces: Enabling More Flexible Chiplet Interconnection Systems”. In: *Proceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture*, pp. 930–943.

- Most current multi-chiplet systems are based on one uniform die-to-die interface;
- The uniform interface does not cope well with flexible workloads, especially for large-scale systems.




Figure 2: Chiplet reuse in systems of different scales. For different scenarios, though using the same chiplet, systems have very different integration and interconnection architectures.



The Uniform interface is not flexible enough to handle complex and mixed network traffic.

- Parallel interface:
 - low latency and low-power, short reach, small scales
 - handshake, synchronization, coherence protocols
- Serial interface:
 - large latency and power consumption, long-reach
 - heavy network traffic: all-reduce operation
- "Universal": Trade-off, no one-size-fits-all



- **Serial Interface:** high-data-rate, long-reach, high-latency, high-power.
e.g., Serializer/Deserializer (SerDes): Anti-interference: double-terminated differential lines, CDR (clock & data recovery), and FEC (forward error correction)
- **Serial Interface:** low-power, low-latency, short-reach, low-data-rate, and high-port-count (costly). *e.g.*, Advanced Interface Bus (AIB); High Bandwidth Memory (HBM); OpenHBI
- **Compromised Interface:** improvements based on advanced packaging technologies, *e.g.*, Bunch of Wires (BoW), Universal Chiplet Interconnect Express (UCIe).

Table 1: Specification of typical die-to-die interface

Specification	SerDes [2, 4, 5, 40]	AIB [3, 40, 60]	BoW [8, 10, 11, 27]	UCIe [7, 58, 59]
Data Rate (Gbps)	112 ✓	6.4 ✗	32	32
Latency (ns)	$5.5 + L_D + \text{FEC}$ ✗	3.5 ✓	$3 + L_D + \text{FEC}$	$2 + L_D$
Power (pj/bit)	2 ✗	0.5 ✓	0.7	0.3 / 1.25
Reach (mm)	50 ✓	10 ✗	50 ✓	2 / 25

Interface Layers

The interface can be divided into two layers: PHY and Adapter:



Different workloads have different requirements for interfaces. The parallel interface is suitable for the frequent local movement of small data, and the serial interface is suitable for the long-distance movement of large data.




Figure 4: Different workloads have different requirements for interfaces.

- Hetero-PHY
- Hetero-Channel




Figure 5: Heterogeneous interface architectures. (a) Uniform Interface; (b) Heterogeneous PHY; (c) Heterogeneous Channel.

- Problem: out-of-order delivery, heterogeneous router
- Complex scheduling: Requires efficient deadlock-free interconnection solutions, avoid congestion




Figure 6: Interconnection networks of chiplets based on heterogeneous interfaces.

THANK YOU!