


19.IS.

(a) following Seq. of page refs.

1, 2, 3, 4, 5, 1, 5, 1, 6, 7, 8, 5, 8, 9, 2, 4, 5, 4, 2, 9

there're 3 frames. Illustrate the contents of the frames under LRU page replacement algo. Step by step



(b) consider following snapshot of a sys.

Allocation:

	A	B	C	D	E
P1	2	3	0	0	2
P2	1	0	3	2	0
P3	0	2	1	3	2
P4	4	3	0	3	3
P5	1	1	3	0	1

Max Request

	A	B	C	D	E
P1	5	3	2	1	6
P2	1	4	9	2	0
P3	0	2	8	6	3
P4	6	10	0	3	3
P5	4	3	5	0	1

(i) what's the content of the matrix Need denotes the # of additional resources needed by each process?

Max Request - Allocation

	A	B	C	D	E	
P1	3	0	2	1	4	0
P2	0	4	6	0	0	X
P3	0	0	7	3	1	X
P4	2	7	0	0	0	0
P5	3	2	2	0	0	X

(ii) available resources are $\frac{A \ B \ C \ D \ E}{3 \ 4 \ 3 \ 1 \ 1}$

is the sys. in a safe state? if so, list all the possible safe sequences.

Yes, it's a safe state.

1) $P_5 \xrightarrow{45612} P_2 \xrightarrow{55932} P_3 \xrightarrow{51064} \left\{ \begin{array}{l} P_1 \rightarrow P_4 \\ P_4 \rightarrow P_1 \end{array} \right.$

(c) consider a single-level paging scheme with TLB used to store part of the page table. Each memory access time is 200×10^{-9} s, TLB access time is 20×10^{-9} s and TLB hit ratio is 0.8. What's the effective memo access time.

$$\begin{aligned}
 \text{EAT} &= (m+e) h + (2m+e)(1-a) \\
 &= [0.8(200) + 0.2(400)] \times 10^{-9} \\
 &= (176 + 84) \times 10^{-9} \\
 &= 260 \times 10^{-9} \text{ s}
 \end{aligned}$$

Q2.

(a) page table: 256 entries.

physical address: 32 bits

 $\geq 2^b$ frames in the physical memory.

(a.1) size of the physical memory?

$$2^{\underline{32}}$$

(a.2) How many bits in the logical address?

$$\begin{array}{c} \underline{8} + \underline{16} = 24 \\ \uparrow \text{page number} \quad \nwarrow \text{offset} \end{array}$$

(a.3) What's the physical address of virtual address 0xD3E2F7?

$$D3 \rightarrow \underbrace{13 \times 8 + 3}_{\substack{104 \\ 13 \times 16 + 3}} = \underbrace{107}_{\text{page}} \xrightarrow{\text{(Given)}} \underbrace{0x92AB}_{\text{frame}} \text{ EAC3}$$

∴ physical address:

$$0x\underline{\cancel{92AB}} \text{ EAC3 E2F7}$$

(a.4). physical : 0xA89C78C2, virtual?

$$\begin{array}{ccc} \cancel{A89C} & \rightarrow 111 & \rightarrow \cancel{104+7} \quad 96+15 \\ & \overline{\text{page}} & \cancel{D7} \quad 6F \end{array}$$


∴ virtual address:

$$0x\underline{\cancel{D7}} \text{ 6F } 78C2$$

b) consider following C program, How many lines of output does the func. print-hellos prints?

```
void print_hellos (int n){
    int i;
    for (i=0; i<n; i++) {
        fork();
        printf ("hello\n");
        exit(0);
    }
}
```

```
int main () {
    int n = 10;
    print_hellos(n);
    return 0;
}
```




$$2^{10}$$

(c) page ref seq:

1, 3, 2, 3, 4, 1, 5, 2, 5, 6

3 frames show FIFO & LRU



IS17

(2) Producer-Consumer Problem.

Semaphore "full" $\rightarrow 0$.

"empty" $\rightarrow N$ (buffer size)

"mutex" $\rightarrow 1$.

Producer Process:

```
do {  
    produce an item np;  
    wait (empty);  
    wait (mutex);  
    add np to buffer;  
    signal (mutex);  
    signal (empty);  
} while (true);
```

Wait:

s. count --.
if (s. count < 0) {

该进程进入 s. queue 队列

}

Signal:

Consumer Process:

```
do {  
    wait (full);  
    wait (mutex);  
    remove an item from buffer to nc;  
    signal (mutex);  
    signal (empty);  
    consume nc;  
} while (true);
```

s. count ++.

if s. count ≤ 0 {

进入死锁队列.

}.

(1) Explain 3 semaphores:

mutex: make sure only one process is modifying the buffer.

empty: number of empty spaces in the buffer (make sure the producer won't add item when full)

full: number of items in the buffer (make sure consumer won't remove from empty space)

(2) There's one error above, point out & correct.



(b) What is the cause of thrashing? How does the sys. detect thrashing?

The system spends most of its time swapping process pieces rather than executing instructions because the main memory is almost full and the sys. has to retrieve the data it has just thrown out.

detect: Too many page faults?

Too many page faults evaluate the level of CPU utilization.

(c) page refs:



IS 2016.

QB

(a) Same as 19(b)

(b) Consider following sys:

(1) Byte - addressable Memory

(2) 24-bit logical address

(3) Max seg. length 2M bytes

(4) page size 128 bytes.

Using segmentation with one-level paging scheme. the logical address can be partitioned into 3 parts. show it.

$$(3) 2^1 \rightarrow 2^{21}$$


$$\therefore \text{Max Seg number} : 2^3$$

$$(4) 128 \rightarrow 2^7$$

$$\therefore \text{Max page number} : 2^{21} \div 2^7 = 2^{14}$$

$$\therefore \text{offset} : 2^7$$

\therefore logical address:




(c) Given logical address <page, offset>, compute corresponding physical address

size of page and frame are 1024 bytes.

(1) <0, 857>

(2) <5, 989>


(1) page \rightarrow frame 8. Given. offset : 1024 bytes = 2^{10} bytes.



Byte addressable

~~2¹⁸ bits.~~

Q3 (a). Page Ret.

(b) Memory access time: 200×10^{-9} sTLB access time: 10×10^{-9} s

hit ratio: 0.9

effective memory access time:

$$\begin{aligned} & 0.9 \times (10 + 200) \times 10^{-9} \text{ s} + 0.1 \times (10 + 400) \times 10^{-9} \text{ s} \\ & = (210 \times 0.9 + 40 \times 0.1) \times 10^{-9} \text{ s} \\ & = 230 \times 10^{-9} \text{ s.} \end{aligned}$$

(c) List 2 advantages of seg. and paging sys. over a pure seg. scheme.

① less fragments, use the memory more effectively

② easier to manage the memory with fixed length of data

★ page fault + 前面 table 为空的部分.