King Saud University College of Computer and Information Sciences Computer Science Department



	Computer Science Departme		Computer Science Department
Course Code	CSC 220		
Course Title	Computer Organization		
Semester	S1 – 1440/1441 (Fall-2019-20)		
Exam	Final		
Date	31/12/2019	Duration	3 Hours
Student Name			
Student ID			
Section No.			


Course Learning O	outcomes	Relevant question	Full mark	Student mark
Knowledge	CLO 1, 2, 3	1	8	
Knowledge	CLO 4, 5, 6, 7	2	8	
Cognitive Skills	CLO 2, 3, 5	3	6	
Cognitive Skills	CLO 4, 5	4	6	
Cognitive Skills	CLO 3, 5	5	6	
Cognitive Skills	CLO 3, 6, 7	6	6	

Feedback/Comments:

Question 1. Short Questions (2×4=8 Marks)

- a) What are the decimal values of the following 8-bit binary number in 2's complement representation
 - i. 1110 0110
 - **ii.** 0110 0110

b) Given the following bus system for 4 registers. What selections are required for following transfer operations?



LD "Load"

Operation	S1	S0	LDA	LD _B	LDc	LD _D
Register D ← Register B						
Register A ← Register C; Register D ← Register C						

c)	Give the abbreviated truth table for 8x1 MUX?
1\	
d)	Give the transition table of JK Flip Flop. Show how to obtain T Flip Flop from the JK structure?
0	uestion 2. Short Questions (2+2+1+3 Marks)
a)	Suppose we have 128 x 16 RAM chips
i	i. How many different addresses are required for a chip?
ii	i. How many chips are needed to provide a memory capacity of 2048 bytes?

- Assuming registers are 8-bits width, and R1 = CE, R2 = 6F, R3 = 9F, R4 = FF, where numbers are represented in HEX and in 2's complement. If the instruction R1 < --R2 + R3 is executed?
 - i. What is the content of R1 in Hex?
 - ii. What are the value of flags overflow "V", zero "Z", carry "C', and negative "N"?

c) What is a datapath? What are the main components of a datapath?

d) Write name of the fields (e.g. Opcode, DR, SA, SB, etc) for the following three instruction formats for 16-bit instructions:

Register i. 15 8 6 5 **Immediate** ii. 15 9 8 6 5 3 2 0 Jump and Branch iii. 15 3 2

Question 3	6 Marks:	2+2+2)
Question 5	O MARITAN	<i></i>

(a) Show how to design a 1×4 demultiplexer using basic logic gates (Hint: give the truth table, logic function, and circuit diagram).

(b) Design a 4-bits register that performs shift right (LD=0) and parallel load (LD=1) functions using necessary multiplexers and flip-flops.


(c)	Design	a 4-bit	binary	down	counter	using	JK	Fli	p-Flo	DS.
١	,	201511		Jiiidi	40 11 11		W. 21115			P - 10	, 20

Question 4 (6 Marks: 2+4)

(a) Design a combinational shifter that can perform the following operations.

S1 S0	Operations
0 0	Transfer
0 1	Rotate right
1 0	Rotate left
11	Unused


(b) Analyze the following circuit and fill in the accompanied table to show its



Selection code				Required adde	Resulted arithmetic operation	
S ₂	S ₁	S ₀	X	У	Со	D(X + Y + Co)
0	0	0				
0	0	1				
0	1	0				
0	1	1				
1	0	0				
1	0	1				
1	1	0				
1	1	1				

Question 5 (6 Marks: 3 +3)

Consider the datapath below described by table 8.5.



Fill in the required information in the table below to perform the following instructions assuming that the registers of 8 bits, and their initial signed 2's complement values were, R0=0E, R1=09, R2=0A, R3=0B, data in memory as shown. The required information is:

- a. The generated control signals (AA, BA, DA, WR, MB, MD, MW, FS) on the diagram to perform the instruction.
- b. The contents of memory and registers after executing following 5 instructions.

$R0 \leftarrow M[R1]$	address	memory
$R1 \leftarrow M[R3]$		
$R1 \leftarrow R1 - R0$	09	20
$M[R2] \leftarrow R1$	0A	A3
$M[R3] \leftarrow R0$	0B	21
	2E	34
	2F	E4
	30	71

AA	ВА	DA	WR	MB	MD	MW	FS	Microoprations
								R0 ← M[R1]
								R1 ← M[R3]
								R1 ← R1 - R0
								M[R2] ← R1
								M[R3] ← R0

	address	memory
The contents of Registers and Memory are as shown:	09	20
R0=	0A	
R1 =	0B	
R2 =		
R3 =	2E	34
	2F	E4
	30	71

Question 6 (6 Marks: 2+4)

□ TABLE 8-8

Instruction Specifications for the Simple Computer

Instruction	Opcode	Mne- monic	Format	Description	Status Bits
Move A	0000000	MOVA	RD, RA	$R[DR] \leftarrow R[SA]^*$	N, Z
Increment	0000001	INC	RD, RA	$R[DR] \leftarrow R[SA] + 1*$	N, Z
Add	0000010	ADD	RD, RA, RB	$R[DR] \leftarrow R[SA] + R[SB]^*$	N, Z
Subtract	0000101	SUB	RD, RA, RB	$R[DR] \leftarrow R[SA] - R[SB]^*$	N, Z
Decrement	0000110	DEC	RD, RA	$R[DR] \leftarrow R[SA] - 1*$	N, Z
AND	0001000	AND	RD, RA, RB	$R[DR] \leftarrow R[SA] \wedge R[SB]^*$	N, Z
OR	0001001	OR	RD, RA, RB	$R[DR] \leftarrow R[SA] \vee R[SB]^*$	N, Z
Exclusive OR	0001010	XOR	RD, RA, RB	$R[DR] \leftarrow R[SA] \oplus R[SB]^*$	N, Z
NOT	0001011	NOT	RD, RA	$R[DR] \leftarrow \overline{R[SA]}^*$	N, Z
Move B	0001100	MOVB	RD, RB	$R[DR] \leftarrow R[SB]^*$	
Shift Right	0001101	SHR	RD, RB	$R[DR] \leftarrow sr R[SB]^*$	
Shift Left	0001110	SHL	RD, RB	$R[DR] \leftarrow sl R[SB]^*$	
Load Immediate	1001100	LDI	RD, OP	$R[DR] \leftarrow zf OP^*$	
Add Immediate	1000010	ADI	RD, RA, OP	$R[DR] \leftarrow R[SA] + zf OP^*$	N, Z
Load	0010000	LD	RD, RA	$R[DR] \leftarrow M[SA]^*$	
Store	0100000	ST	RA, RB	$M[SA] \leftarrow R[SB]^*$	
Branch on Zero	1100000	BRZ	RA,AD	if $(R[SA] = 0) PC \leftarrow PC + se AD$, if $(R[SA] \neq 0) PC \leftarrow PC + 1$	N, Z
Branch on Negative	1100001	BRN	RA,AD	if $(R[SA] < 0) PC \leftarrow PC + se AD$, if $(R[SA] \ge 0) PC \leftarrow PC + 1$	N, Z
Jump	1110000	JMP	RA	$PC \leftarrow R[SA]^*$	

^{*} For all of these instructions, $PC \leftarrow PC + 1$ is also executed to prepare for the next cycle.

(a) Consider Table 8-8 containing instruction specification for a simple computer. Translate the following instructions into 16-bit binary machine codes. (**NB**: use 0 for don't care)

Instruction	Binary machine code						
	Opcode	RD/AD(left)	RA	RB/OP/AD(Right)			
SUB R7, R3, R0	-						
ST R6, (R1)							
ADI R0, R2, 5							
BRZ R5 AD (AD = 101 011)							

(b)	Assume that the variable x is located at the address 105 in data memory containing 3, and the variable y
	is located at the address 106 containing 31. Write an assembly language program to evaluate the
	equation $z = (x*4) - (y-1)$ where variable z is located at the address 110. (NB: use only register R0 as
	address register).


- b) Assuming registers are 8-bits width, and R1 = CE, R2 = 6F, R3 = 9F, R4 = FF, where numbers are represented in HEX and in 2's complement. If the instruction R1 <-- R2 + R3 is executed?</p>
 - i. What is the content of R1 in Hex? D D 1
 - ii. What are the value of flags overflow "V", zero "Z", carry "C', and negative "N"?

$$R_1 = G_F \rightarrow 016 1111$$

$$R_2 = g_F \rightarrow 166 1111$$


$$R_3 = g_F \rightarrow 166 1110 \rightarrow 0E$$

d)	Write name of the fields (e.g. Opcode, DR, SA, SB, etc) for the following three instruction form	iats
	for 16-bit instructions:	




Question 3 (6 Marks: 2+2+2)

(a) Show how to design a 1 × 4 demultiplexer using basic logic gates (Hint: give the truth table, logic function, and circuit diagram).






(b) Design a 4-bits register that performs shift right (LD=0) and parallel load (LD=1) functions using necessary multiplexers and flip-flops.



(c) Design a 4-bit binary down counter using JK Flip-Flops.



0000

Question 4 (6 Marks: 2+4)


(a) Design a combinational shifter that can perform the following operations.

S1 S0	Operations			
0.0	Transfer -			
01	Rotate right			
10	Rotate left			
11	Unused			



d) Give the transition table of JK Flip Flop. Show how to obtain Flip Flop from the JK structure?

C	JK	0(++1)
٥	хх	0H)~
1	D 6	(o(t)~
	6 1	OV
1	م ا	10
	1 1	1 5(4) w



Question 2. Short Questions (2+2+1+3 Marks)


a) Suppose we have 128 16 RAM chips X


i. How many different addresses are required for a chip?

ii. How many chips are needed to provide a memory capacity of 2048 bytes?



1111111 3 M. SIZE = 7 X 4 bits





AA	ВА	DA	WR	МВ	MD	MW	FS	Microoprations
001	XXX	000	1	X	1	1	ХХХХ	R0 ← M[R1]
Oli	XXX	601	1	*	1	1	KAAX	R1 ← M[R3]
Оеф	006	001	1	6	6	X	ا0 ه	R1 ← R1 - R0
		0						M[R2] ← R1
								M[R3] ← R0
						1		



Instruction Specifications for the Simple Computer


Instruction	Opcode	Mne- monic	Format	Description	Status Bits
Move A	0000000	MOVA	RD, RA	$R[DR] \leftarrow R[SA]^*$	N.Z
Increment	0000001	INC	RD, RA	$R[DR] \leftarrow R[SA] + 1^{\circ}$	N,Z
Add	0000010	ADD	RD, RA, RB	$R[DR] \leftarrow R[SA] + R[SB]^{\circ}$	N,Z
Subtract	0000101	SUB	RD, RA, RB	$R[DR] \leftarrow R[SA] - R[SB]^n$	N,Z
Decrement	0000110	DEC	RD, RA	$R[DR] \leftarrow R[SA] - 1^{\circ}$	N,Z
AND	0001000	AND	RD, RA, RB	$R[DR] \leftarrow R[SA] \wedge R[SB]^*$	N,Z
OR	0001001	OR	RD, RA, RB	$R[DR] \leftarrow R[SA] \vee R[SB]^*$	N,Z
Exclusive OR	0001010	XOR	RD, RA, RB	$R[DR] \leftarrow R[SA] \oplus R[SB]^n$	N,Z
NOT	0001011	NOT	RD, RA	$R[DR] \leftarrow \overline{R[SA]}^*$	N,Z
Move B	0001100	MOVB	RD, RB	$R[DR] \leftarrow R[SB]^*$	
Shift Right	0001101	SHR	RD, RB	$R[DR] \leftarrow sr R[SB]^*$	
Shift Left	0001110	SHL	RD, RB	$R[DR] \leftarrow sl R[SB]^*$	
Load Immediate	1001100	LDI	RD, OP	$R[DR] \leftarrow zf OP^o$	
Add Immediate	1000010	ADI	RD, RA, OP	$R[DR] \leftarrow R[SA] + zf OP^{o}$	N.Z
Load	0010000	LD	RD, RA	$R[DR] \leftarrow M[SA]^{\circ}$	
Store	0100000	ST	RA, RB	$M[SA] \leftarrow R[SB]^*$	
Branch on Zero	1100000	BRZ	RA, AD	if $(R[SA] = 0) PC \leftarrow PC + se AD$, if $(R[SA] \neq 0) PC \leftarrow PC + 1$	N,Z
Branch on Negative	1100001	BRN	RA,AD	if $(R[SA] < 0) PC \leftarrow PC + se AD$, if $(R[SA] \ge 0) PC \leftarrow PC + 1$	N,Z
Jump	1110000	JMP	RA	$PC \leftarrow R[SA]^{\circ}$	

[®] For all of these instructions, PC ← PC + 1 is also executed to prepare for the next cycle.


(a) Consider Table 8-8 containing instruction specification for a simple computer. Translate the following instructions into 16-bit binary machine codes. (NB: use 0 for don't care)

Instruction	Binary machine code						
UNSUMPERMENTANDONA	Opcode	RD/AD(left)	RA	RB/OP/AD(Right)			
SUB R7, R3, R0	0000101	AII	611	006			
ST(R6)(R1)	ماره ماره	900	(16	001			
ADI R0, R2, 5	000000	006	910	101			
BRZ R5 AD (AD =(10] 011)	1 000 68	lel	lol	oll			

(b) Assume that the variable x is located at the address 105 in data memory containing 3, and the variable y is located at the address 106 containing 31. Write an assembly language program to evaluate the equation z = (x + 4) - (y - 1) where variable z is located at the address 110. (NB: use only register R0 as address register).



Ro, 105 R1, (R0) LD Ro, Ru INC R2, (R0) SHL RI, R RI RI SHL DEC RZIRZ SUD R3, R1, R2 ADI Roiloi4 ST (Rol, Rz



Selection code		Rei	quired adder in	nputs	Resulted arithmetic operation	
S2	S ₁	S ₀	X	у	Co	D (X + Y + Co)
0	0	0	A	A	ь	A+A
0	0	1	A	A	1	A+ A>I
0	107	0	A	0	6	A
0	1	1	А	6	1	A+1
1	0	0	A	\\\\\(-1)	0	A-/
1	0	1	A	-1	[[1]	А
1	1	0	A	15	D	A+B
1	1	1	A	B	1	A + B+1