King Saud University College of Computer and Information Sciences Computer Science Department



	Computer Science Departm	ont			
	Computer Science Departme	cnt	Computer Science Department		
Course Code	CSC 220				
Course Title	Computer Organization	Computer Organization			
Semester	S1 – 1441 (Fall-2020-21)	S1 – 1441 (Fall-2020-21)			
Exam	Final				
Date	29/12/2020	Duration	3 Hours		
Student Name					
Student ID					

Course Learning Outcomes		Relevant question	Full mark	Student mark
Knowledge	CLO 1, 2, 3	1	8	
Knowledge	CLO 4, 5, 6, 7	2	8	
Cognitive Skills	CLO 2, 3, 5	3	6	
Cognitive Skills	CLO 4, 5	4	6	
Cognitive Skills	CLO 3, 5	5	6	
Cognitive Skills	CLO 3, 6, 7	6	6	

Feedback/Comments:

Section No.

Question 1. Short Questions (8 Marks: 8×1)

i. Extend the sign of the 4-bit 2's complement binary number 1011 to convert it into a 8-bit number.

ii. What are the disadvantages of 1's complement representation of binary number?

iii. How many full adders are required to design a 32-bit parallel adder?

iv. Give the truth table for a 1-to-4 demultiplexer.

31	So	03	<i>D</i> 2	DI	Do
0	0	٥	0	0	J
6	1	0	0	1	O
l	0	0	1	0	0
t	l	ı	0	G	0

- v. A digital computer has a common bus system for 64 registers of 16 bits each. The bus is constructed with multiplexers. How many multiplexers are needed? How many selection bits are required?
- i) Num of Mox = Num of bits = 16 Multiplexers
 ii) Size of Man = 64x1 Mux => 6 Selection bits

vi. Give the transition table of J-K Flip Flop.

_	7	K	Q
0	X	X	Q Ct)
t	0	0	QCt)
1	0	1	0
I	1	8	1
1	1	J	Q(t+1)

vii. Write RTL instructions for the following operations: write the data contained in register R3 to the memory location contained in register AR.

viii. If a register containing data (11001100) is subjected to arithmetic shift right operation, then the content of the register after the operation.

Question 2. Short Questions (8 Marks: 2+2+2+2)


i. Suppose we have 1024 x 16 RAM chips. How many chips are needed to provide a memory capacity of 16KB? What will be the size of address base for the 16 KB RAM?

Number of chips	Size of address bus
2 ³ = 8	20 10

ii. Assuming registers are 8-bits width, and R1 = BE, R2 = 6D, R3 = 9F, R4 = FF, where numbers are represented in HEX and in 2's complement. If the instruction R3 <-- R1 - R2 is executed? (Show the steps of computation). What is the content of R3 in Hex and what are the value of flags overflow "V", zero "Z", carry "C', and negative "N"?

					-R2=1001 001
R3	V	Z	С	N	B3 = 0191 000
010) 0001 [5]	1	0	1	0	A2> 010 1 000


iii. Give the block diagram of a datapath, that contains a register file $(16 \times n)$ and a function unit, showing all the control signals.



- iv. Write the instruction format for
 - a) Register type instructions




b) Jump and branch type instructions




Question 3 (6 Marks: 2+2+2)


(a) Construct a 4x16 decoder from two 3x8 decoders with 1-enable.



(b) For the given diagram below, what will be the output waveform at Q and Y (assuming that initially Q = 0)?




(c) Determine the output frequency (f_{out}) for a frequency division circuit that contains 3 flip-flops with an input clock frequency of 24.48 MHz




Question 4 (6 Marks: 4+2)

(a) Consider the following arithmetic unit. Write the function Y and D in terms of A and B for each of the three bit selections.




(b) Construct an asynchronous BCD counter.



Question 5 (6 Marks: 3+3)

Consider the datapath below described by table 8.5.



Fill the required information in the table below to perform the following instructions assuming that the registers are of 8 bits, and their initial signed 2's complement values (in HEX) were, R0 = 0E, R1 = 09, R2 = 2E, R3 = 2F, data in memory (in HEX) are all shown in the table. The required information is:

a. The generated control signals (**DA**, **AA**, **BA**, **WR**, **MB**, **MD**, **MW**, **FS**) on the diagram to perform the instruction.

b. The **contents of memory and registers** after executing following 6 instructions.

$R0 \leftarrow R0 + 1$ $R1 \leftarrow M[R3]$ $R1 \leftarrow R0 + R1$ $M[R2] \leftarrow R1$ $M[R3] \leftarrow R0$	$R0 \leftarrow M[R1]$
$R1 \leftarrow R0 + R1$ $M[R2] \leftarrow R1$	$R0 \leftarrow R0 + 1$
M[R2] ← R1	$R1 \leftarrow M[R3]$
	$R1 \leftarrow R0 + R1$
M[R3] ← R0	$M[R2] \leftarrow R1$
	$M[R3] \leftarrow R0$

Address	memory
09	20
0A	A3
0B	21

2E	34
2F	A4
30	71

Microoprations	DA	BA	AA	WR	MB	MD	MW	FS
R0 ← M[R1]	000	ХХХ	001)	0	1	0	XXXX
R0 ← R0 + 1	000	KKK	000	1	0	0	0	0001
R1 ← M[R3]	001	***	01)	J	0	1	Q	XXXX
R1 ← R0 + R1	001	00)	000	1	0	0	0	0001
M[R2] ← R1	x x x	٥٥١	010	O	0	X	1	X X X X
M[R3] ← R0	Хх×	000	011	0	0	X)	x x x x

address memory

The contents of Registers and Memory are as shown:

$$R0=21$$

 $R1=C5$
 $R2=2E$

$$R3 = 2 F$$

09	20
0A	A3
0B	21
2E	C 5
2F	21
30	71

Question 6 (6 Marks: 3+3)

(a)

☐ TABLE 8-8
Instruction Specifications for the Simple Computer

Instruction	Opcode	Mne- monic	Format	Description	Status Bits
Move A	0000000	MOVA	RD, RA	$R[DR] \leftarrow R[SA]^*$	N, Z
Increment	0000001	INC	RD, RA	$R[DR] \leftarrow R[SA] + 1*$	N, Z
Add	0000010	ADD	RD, RA, RB	$R[DR] \leftarrow R[SA] + R[SB]^*$	N, Z
Subtract	0000101	SUB		$R[DR] \leftarrow R[SA] - R[SB]^*$	N, Z
Decrement	0000110	DEC	RD, RA	$R[DR] \leftarrow R[SA] - 1*$	N, Z
AND	0001000	AND	RD, RA, RB	$R[DR] \leftarrow R[SA] \wedge R[SB]^*$	N, Z
OR	0001001	OR	RD, RA, RB	$R[DR] \leftarrow R[SA] \vee R[SB]^*$	N, Z
Exclusive OR	0001010	XOR	RD, RA, RB	$R[DR] \leftarrow R[SA] \oplus R[SB]^*$	N, Z
NOT	0001011	NOT	RD, RA	$R[DR] \leftarrow \overline{R[SA]}^*$	N, Z
Move B	0001100	MOVB	RD, RB	$R[DR] \leftarrow R[SB]^*$	
Shift Right	0001101	SHR	RD, RB	$R[DR] \leftarrow sr R[SB]^*$	
Shift Left	0001110	SHL	RD, RB	$R[DR] \leftarrow sl R[SB]^*$	
Load Immediate	1001100	LDI	RD, OP	$R[DR] \leftarrow zf OP^*$	
Add Immediate	1000010	ADI	RD, RA, OP	$R[DR] \leftarrow R[SA] + zf OP*$	N, Z
Load	0010000	LD	RD, RA	$R[DR] \leftarrow M[SA]^*$	
Store	0100000	ST	RA, RB	$M[SA] \leftarrow R[SB]^*$	
Branch on Zero	1100000	BRZ	RA,AD	if $(R[SA] = 0) PC \leftarrow PC + se AD$, if $(R[SA] \neq 0) PC \leftarrow PC + 1$	N, Z
Branch on Negative	1100001	BRN	RA,AD	if $(R[SA] < 0) PC \leftarrow PC + se AD$, if $(R[SA] \ge 0) PC \leftarrow PC + 1$	N, Z
Jump	1110000	JMP	RA	$PC \leftarrow R[SA]^*$	

^{*} For all of these instructions, PC ← PC + 1 is also executed to prepare for the next cycle.

Consider Table 8-8 containing instruction specification for a simple computer. Translate the following instructions into 16-bit binary machine codes. (**NB:** use 0 for don't care)

Instruction	Binary machine code			
	Opcode	RD/AD(left)	RA	RB/OP/AD(Right)
LDI R5, 5	1081100	101	000	101
SUB R3, R5, R1	0000101	0 [101	001
ST (R6), R1	0100000	0	110	001
SHR R0, R2	006 (10)	0	000	0
BRZ R5 AD $(AD = 101 \ 011)$	1100000	[0]	101	01)
JMP R6	1110000	006	110	000

(b) Assume that an array A with 4 elements is located at the address 200 in data memory containing values shown in the figure. Write an assembly language program to calculate the summation of all elements in the array and store the average in variable S is located at the address 210. (**NB**: use only register R0 as address register).

RTL
RO ← 200
RI - M[RO]
Ro ← Ro+1
R2 - M (RO)
Ro - Ro+1
R3 - M (RO)
Ro C Ro +1
R& C W CROJ
R2 - R1+R2
R3 ← R2+ R3
R4- R3+R4
Roc Ro+7
Med ← R4

```
Assembly
LDIRO,200

LDRI,(RO)
Inc RO, RO
LDR2,(RO)
Inc RO, RO
LDR3,(RO)
Inc AO, RO
LDR3,(RO)
ADDR2,RI,R2
ADDR3,R2,R3
ADDR4,R3,R4

ADIRO,RO, 3

T (RO), RY
```

address	memory		
	•••		
200	2		
201	83		
202	-21		
203	98		
	•••		
210	•••		