


Question 1. Short Questions (2×4=8 Marks)

a) What are the decimal values of the following 8-bit binary number in 2's complement representation

- i. 1110 0110
- ii. 0110 0110

b) Given the following bus system for 4 registers. What selections are required for following transfer operations?



Operation	S1	S0	LD _A	LD _B	LD _C	LD _D
Register D ← Register B						
Register A ← Register C; Register D ← Register C						

c) Give the abbreviated truth table for **8x1** MUX?

d) Give the transition table of JK Flip Flop. Show how to obtain T Flip Flop from the JK structure?

Question 2. Short Questions (2+2+1+3 Marks)


- a) Suppose we have 128 x 16 RAM chips
- How many different addresses are required for a chip?
 - How many chips are needed to provide a memory capacity of 2048 bytes?

- b) Assuming registers are 8-bits width, and $R1 = CE$, $R2 = 6F$, $R3 = 9F$, $R4 = FF$, where numbers are represented in HEX and in 2's complement. If the instruction $R1 \leftarrow R2 + R3$ is executed?
- What is the content of R1 in Hex?
 - What are the value of flags overflow "V", zero "Z", carry "C", and negative "N"?


- c) What is a datapath? What are the main components of a datapath?

- d) Write name of the fields (e.g. Opcode, DR, SA, SB, etc) for the following three instruction formats for 16-bit instructions:


- i. Register



- ii. Immediate



- iii. Jump and Branch



Question 3 (6 Marks: 2+2+2)

(a) Show how to design a 1×4 demultiplexer using basic logic gates (Hint: give the truth table, logic function, and circuit diagram).

(b) Design a 4-bits register that performs shift right (LD=0) and parallel load (LD=1) functions using necessary multiplexers and flip-flops.


(c) Design a 4-bit binary **down** counter using JK Flip-Flops.

Question 4 (6 Marks: 2+4)

(a) Design a combinational shifter that can perform the following operations.

S1 S0	Operations
0 0	Transfer
0 1	Rotate right
1 0	Rotate left
1 1	Unused

(b) Analyze the following circuit and fill in the accompanied table to show its



Selection code			Required adder inputs			Resulted arithmetic operation $D(X + Y + C_o)$
S_2	S_1	S_0	X	y	C_o	
0	0	0				
0	0	1				
0	1	0				
0	1	1				
1	0	0				
1	0	1				
1	1	0				
1	1	1				

Question 5 (6 Marks: 3 +3)

Consider the datapath below described by table 8.5.




TABLE 8-5
Encoding of Control Word for the Datapath

DA, AA, BA		MB		FS		MD		RW	
Function	Code	Function	Code	Function	Code	Function	Code	Function	Code
R0	000	Register 0	0	$F = A$	0000	Function 0	0	No Write	0
R1	001	Constant 1	1	$F = A + 1$	0001	Data in	1	Write	1
R2	010			$F = A + B$	0010				
R3	011			$F = A + B + 1$	0011				
R4	100			$F = A + \bar{B}$	0100				
R5	101			$F = A + \bar{B} + 1$	0101				
R6	110			$F = A - 1$	0110				
R7	111			$F = A$	0111				
				$F = A \wedge B$	1000				
				$F = A \vee B$	1001				
				$F = A \oplus B$	1010				
				$F = \bar{A}$	1011				
				$F = B$	1100				
				$F = sr B$	1101				
				$F = sl B$	1110				

Fill in the required information in the table below to perform the following instructions assuming that the registers of 8 bits, and their initial signed 2's complement values were, R0= 0E, R1 = 09, R2 = 0A, R3 = 0B, data in memory as shown. The required information is:

- The generated control signals (AA, BA, DA, WR, MB, MD, MW, FS) on the diagram to perform the instruction.
- The contents of memory and registers after executing following 5 instructions.

$R0 \leftarrow M[R1]$
 $R1 \leftarrow M[R3]$
 $R1 \leftarrow R1 - R0$
 $M[R2] \leftarrow R1$
 $M[R3] \leftarrow R0$

address memory

09	20
0A	A3
0B	21

2E	34
2F	E4
30	71

AA	BA	DA	WR	MB	MD	MW	FS	Microoperations
								$R0 \leftarrow M[R1]$
								$R1 \leftarrow M[R3]$
								$R1 \leftarrow R1 - R0$
								$M[R2] \leftarrow R1$
								$M[R3] \leftarrow R0$

The contents of Registers and Memory are as shown:

R0=

R1 =

R2 =

R3 =

address memory

09	20
0A	
0B	
2E	34
2F	E4
30	71

Question 6 (6 Marks: 2+4)

TABLE 8-8

Instruction Specifications for the Simple Computer

Instruction	Opcode	Mne- monic	Format	Description	Status Bits
Move A	0000000	MOVA	RD, RA	$R[DR] \leftarrow R[SA]^*$	N, Z
Increment	0000001	INC	RD, RA	$R[DR] \leftarrow R[SA] + 1^*$	N, Z
Add	0000010	ADD	RD, RA, RB	$R[DR] \leftarrow R[SA] + R[SB]^*$	N, Z
Subtract	0000101	SUB	RD, RA, RB	$R[DR] \leftarrow R[SA] - R[SB]^*$	N, Z
Decrement	0000110	DEC	RD, RA	$R[DR] \leftarrow R[SA] - 1^*$	N, Z
AND	0001000	AND	RD, RA, RB	$R[DR] \leftarrow R[SA] \wedge R[SB]^*$	N, Z
OR	0001001	OR	RD, RA, RB	$R[DR] \leftarrow R[SA] \vee R[SB]^*$	N, Z
Exclusive OR	0001010	XOR	RD, RA, RB	$R[DR] \leftarrow R[SA] \oplus R[SB]^*$	N, Z
NOT	0001011	NOT	RD, RA	$R[DR] \leftarrow \overline{R[SA]}^*$	N, Z
Move B	0001100	MOVB	RD, RB	$R[DR] \leftarrow R[SB]^*$	
Shift Right	0001101	SHR	RD, RB	$R[DR] \leftarrow sr R[SB]^*$	
Shift Left	0001110	SHL	RD, RB	$R[DR] \leftarrow sl R[SB]^*$	
Load Immediate	1001100	LDI	RD, OP	$R[DR] \leftarrow zf OP^*$	
Add Immediate	1000010	ADI	RD, RA, OP	$R[DR] \leftarrow R[SA] + zf OP^*$	N, Z
Load	0010000	LD	RD, RA	$R[DR] \leftarrow M[SA]^*$	
Store	0100000	ST	RA, RB	$M[SA] \leftarrow R[SB]^*$	
Branch on Zero	1100000	BRZ	RA, AD	if $(R[SA] = 0)$ $PC \leftarrow PC + se AD$, N, Z if $(R[SA] \neq 0)$ $PC \leftarrow PC + 1$	
Branch on Negative	1100001	BRN	RA, AD	if $(R[SA] < 0)$ $PC \leftarrow PC + se AD$, N, Z if $(R[SA] \geq 0)$ $PC \leftarrow PC + 1$	
Jump	1110000	JMP	RA	$PC \leftarrow R[SA]^*$	

* For all of these instructions, $PC \leftarrow PC + 1$ is also executed to prepare for the next cycle.

- (a) Consider Table 8-8 containing instruction specification for a simple computer. Translate the following instructions into 16-bit binary machine codes. (NB: use 0 for don't care)

Instruction	Binary machine code			
	Opcode	RD/AD(left)	RA	RB/OP/AD(Right)
SUB R7, R3, R0				
ST R6, (R1)				
ADI R0, R2, 5				
BRZ R5 AD (AD = 101 011)				

- (b) Assume that the variable x is located at the address 105 in data memory containing 3, and the variable y is located at the address 106 containing 31. Write an assembly language program to evaluate the equation $z = (x * 4) - (y - 1)$ where variable z is located at the address 110. (**NB:** use only register R0 as address register).

THE END

b) Assuming registers are 8-bits width, and $R1 = CE$, $R2 = 6F$, $R3 = 9F$, $R4 = FF$, where numbers are represented in HEX and in 2's complement. If the instruction $R1 \leftarrow R2 + R3$ is executed?

- i. What is the content of R1 in Hex? 0 0 1 6
- ii. What are the value of flags overflow "V", zero "Z", carry "C", and negative "N"?

$$\begin{array}{rcl}
 R_2 = 6F & \rightarrow & \begin{array}{cccc} 0 & 1 & 1 & 0 \end{array} \\
 R_3 = 9F & \rightarrow & \begin{array}{cccc} 1 & 0 & 0 & 1 \end{array} \\
 \hline
 & & \boxed{1} \begin{array}{cccc} 0 & 0 & 0 & 0 \end{array} \begin{array}{cccc} 1 & 1 & 1 & 0 \end{array} \rightarrow 0E
 \end{array}$$

d) Write name of the fields (e.g. Opcode, DR, SA, SB, etc) for the following three instruction formats for 16-bit instructions:


i. Register



ii. Immediate




iii. Jump and Branch



Question 3 (6 Marks: 2+2+2)


(a) Show how to design a 1×4 demultiplexer using basic logic gates (Hint: give the truth table, logic function, and circuit diagram).




R_L

$\checkmark / \checkmark \checkmark$

(b) Design a 4-bits register that performs shift right ($LD=0$) and parallel load ($LD=1$) functions using necessary multiplexers and flip-flops.



(c) Design a 4-bit binary down counter using JK Flip-Flops.



Question 4 (6 Marks: 2+4)

1
0000
1111


(a) Design a combinational shifter that can perform the following operations.

S1 S0	Operations
0 0	Transfer ✓
0 1	Rotate right
1 0	Rotate left ✎
1 1	Unused

✓✓

d) Give the transition table of JK Flip Flop. Show how to obtain T Flip Flop from the JK structure?

C	J	K	$Q(t+1)$
0	x	x	$Q(t)$ ✓
1	0	0	$Q(t)$ ✓
1	0	1	0 ✓
1	1	0	1 ✓
1	1	1	$\bar{Q}(t)$ ✓



Question 2. Short Questions (2+2+1+3 Marks)

- a) Suppose we have 128 \times 16 RAM chips ✓
- How many different addresses are required for a chip?
 - How many chips are needed to provide a memory capacity of 2048 bytes?


$$\begin{pmatrix} 7 \\ 2 \end{pmatrix}$$

0000000

1111111 3

$$\begin{aligned} \text{M-size} &= \frac{7}{2} \times \frac{4}{2} \text{ bits} \\ &= \underline{\underline{2^8 \text{ byte}}} \end{aligned}$$

$$\begin{aligned} &2048 \text{ B} \\ &\underline{\underline{2^{11} \text{ B}}} \\ &\frac{11}{2} = \begin{pmatrix} 3 \\ 2 \end{pmatrix} \\ &\frac{28}{28} = 8 \end{aligned}$$



$M[R3] \leftarrow R0$

0B

21

2E

34

2F

E4

30

71

$R_0 \leftarrow M[R_1]$

09

$R_1 \leftarrow 21$

$R_1 = 01$

$R_0 \leftarrow 20$

$R_0 = 0010 \ 0000$

$-R_0 =$

1111	0000	
1110	0000	
0010	0001	
0000	0001	
0000	0001	

$= 01$

AA	BA	DA	WR	MB	MD	MW	FS	Microoperations
001	xxx	000	1	X	1	1	XVXX	$R0 \leftarrow M[R1]$
011	xxx	001	1	X	1	1	VVXX	$R1 \leftarrow M[R3]$
000	000	001	1	0	0	X	0101	$R1 \leftarrow R1 - R0$
								$M[R2] \leftarrow R1$
								$M[R3] \leftarrow R0$

Instruction Specifications for the Simple Computer

Instruction	Opcode	Mnemonic	Format	Description	Status Bits
Move A	0000000	MOVA	RD, RA	$R[DR] \leftarrow R[SA]^*$	N, Z
Increment	0000001	INC	RD, RA	$R[DR] \leftarrow R[SA] + 1^*$	N, Z
Add	0000010	ADD	RD, RA, RB	$R[DR] \leftarrow R[SA] + R[SB]^*$	N, Z
Subtract	0000101	SUB	RD, RA, RB	$R[DR] \leftarrow R[SA] - R[SB]^*$	N, Z
Decrement	0000110	DEC	RD, RA	$R[DR] \leftarrow R[SA] - 1^*$	N, Z
AND	0001000	AND	RD, RA, RB	$R[DR] \leftarrow R[SA] \wedge R[SB]^*$	N, Z
OR	0001001	OR	RD, RA, RB	$R[DR] \leftarrow R[SA] \vee R[SB]^*$	N, Z
Exclusive OR	0001010	XOR	RD, RA, RB	$R[DR] \leftarrow R[SA] \oplus R[SB]^*$	N, Z
NOT	0001011	NOT	RD, RA	$R[DR] \leftarrow \overline{R[SA]}^*$	N, Z
Move B	0001100	MOVB	RD, RB	$R[DR] \leftarrow R[SB]^*$	
Shift Right	0001101	SHR	RD, RB	$R[DR] \leftarrow sr R[SB]^*$	
Shift Left	0001110	SHL	RD, RB	$R[DR] \leftarrow sl R[SB]^*$	
Load Immediate	1001100	LDI	RD, OP	$R[DR] \leftarrow zf OP^*$	
Add Immediate	1000010	ADI	RD, RA, OP	$R[DR] \leftarrow R[SA] + zf OP^*$	N, Z
Load	0010000	LD	RD, RA	$R[DR] \leftarrow M[SA]^*$	
Store	0100000	ST	RA, RB	$M[SA] \leftarrow R[SB]^*$	
Branch on Zero	1100000	BRZ	RA, AD	if $(R[SA] = 0)$ $PC \leftarrow PC + se AD$, N, Z if $(R[SA] \neq 0)$ $PC \leftarrow PC + 1$	
Branch on Negative	1100001	BRN	RA, AD	if $(R[SA] < 0)$ $PC \leftarrow PC + se AD$, N, Z if $(R[SA] \geq 0)$ $PC \leftarrow PC + 1$	
Jump	1110000	JMP	RA	$PC \leftarrow R[SA]^*$	

* For all of these instructions, $PC \leftarrow PC + 1$ is also executed to prepare for the next cycle.

- (a) Consider Table 8-8 containing instruction specification for a simple computer. Translate the following instructions into 16-bit binary machine codes. (NB: use 0 for don't care)


Instruction	Binary machine code			
	Opcode	RD/AD(left)	RA	RB/OP/AD(Right)
SUB R7, R3, R0	0000101	111	011	000
ST(R6), (R1)	0100000	000	110	001
ADI R0, R2, 5	1000010	000	010	101
BRZ R5 AD (AD = 101011)	1100000	101	101	011


$R_6 \leftarrow M(R_1)$

ST(R6), R1
 \downarrow \downarrow
 RA RB

- (b) Assume that the variable x is located at the address 105 in data memory containing 3, and the variable y is located at the address 106 containing 31. Write an assembly language program to evaluate the equation $z = (x * 4) - (y - 1)$ where variable z is located at the address 110. (NB: use only register R0 as address register).

$R_0 \leftarrow 105$
 $R_1 \leftarrow M(R_0) \Rightarrow 3$
 $R_0 \leftarrow R_0 + 1 = 106$
 $R_2 \leftarrow M(R_0) \Rightarrow 31$
 $SHL R_1 \Rightarrow 6$
 $SHL R_1 \Rightarrow 12$
 $R_2 \leftarrow R_2 - 1 \Rightarrow 30$
 $R_3 \leftarrow R_1 - R_2 \Rightarrow -18$
 $R_0 \leftarrow R_0 + 4 \Rightarrow 110$
 $M(R_0) \leftarrow R_3$





LDI R₀, 105

LD R₁, (R₀)

INC R₀, R₀

LD R₂, (R₀)

SHL R₁, R₁


SHL R₁, R₁

DEC R₂, R₂

SUB R₃, R₁, R₂

ADI R₀, R₀, 4

ST(R₀), R₂



$0 + 0 = 0$
 $0 + 1 = 1$

Selection code			Required adder inputs			Resulted arithmetic operation
S_2	S_1	S_0	X	y	C_0	D ($X + Y + C_0$)
0	0	0	A	A	0	$A + A$
0	0	1	A	A	1	$A + A + 1$
0	1	0	A	0	0	A
0	1	1	A	0	1	$A + 1$
1	0	0	A	1111 (-)	0	$A - 1$
1	0	1	A	-1	1	A
1	1	0	A	B	0	$A + B$
1	1	1	A	B	1	$A + B + 1$