
# PARALLEL PROCESSING

Mohammed Alabdulkareem

kareem@ksu.edu.sa

Office 2247







$$\begin{bmatrix} 1 & 2 \\ 2 & 1 \end{bmatrix} \times \begin{bmatrix} 3 & 1 \\ 1 & 3 \end{bmatrix}$$



$$c_{ij} = \sum_{k=0}^{m-1} a_{ik} b_{kj}$$

#### Sequential matrix multiplication algorithm

```
for i = 0 to m - 1 do

for j = 0 to m - 1 do

t := 0

for k = 0 to m - 1 do

t := t + a_{ik}b_{kj}

endfor

c_{ij} := t

endfor

endfor
```



#### PRAM matrix multiplication algorithm using m<sup>2</sup> processors

```
Processor (i, j), 0 \le i, j \le m, do
begin

t := 0

for k = 0 to m - 1 do

t := t + a_{ik}b_{kj}


endfor

c_{ij} := t

end
```



- When PRAM has  $p=m^2$  processors
  - Processor i, j:
    - Read the elements of Row i in A
    - Read the elements of column j in B
    - Write the results in C.
  - This requires CREW sub model.
  - $p=m^2$  processors the algorithm takes  $\Theta(m)$  time






#### PRAM matrix multiplication algorithm using m processors

At processor i

```
for j = 0 to m - 1 Processor i, 0 \le i \le m, do
t := 0
for k = 0 to m - 1 do
t := t + a_{ik}b_{kj}
endfor
c_{ij} := t
endfor
```




- When PRAM has p=m processors
  - Processor *i* :
    - Read the elements of Row i in A
    - Read the elements of all columns in B
    - Write the results in row *i* in *C*
  - This requires CREW sub model.
  - p=m processors the algorithm takes  $\Theta(m^2)$  time






 In any physical implementation of shared memory, the m memory locations will be in B memory banks (modules), each bank holding m/B addresses.






• Typically, a memory bank can provide access to a single memory word in a given memory cycle.






- Let us take the  $m \times m$  matrix multiplication algorithm in which  $p = m^2$  processors are used.
- We identify each processor by an index pair (*i*, *j*). Then, Processor P*i j* will be responsible for computing the element *ci j* of the result matrix *C*.






• The m processors Pi y,  $o \le y < m$ , would need to read (the same row) Row i of the matrix A for their computation.






- In order to avoid multiple accesses to the same matrix element, we skew the accesses so that Pi y reads the elements of Row i beginning with Ai y.
- In this way, the entire Row *i* of *A* is read out in every cycle, although with the elements distributed differently to the processors in each cycle.






• data layout must assign different columns of A to different memory banks. This is possible if we have at least m memory banks and corresponds to the data storage in column-major order










- note that Processors Pxj,  $o \le x < m$ , all access the jth column of matrix B. Therefore, the column-major storage scheme is not suitable and will lead to memory bank conflicts for all such accesses to the columns of B.
- If we store *B* in row-major order to avoid such conflicts. We may later need to use B in a different matrix multiplication B x D.
- Should we rearrange B in memory or change the algorithm??



- A matrix can be laid out in memory in such a way that both columns and rows are accessible in parallel without memory bank conflicts.
- This is called skewed storage scheme that allows conflict-free access to both rows and columns of a matrix.
- matrix element (i, j) is found in location i of module (i + j) mod B ( B number of memory banks).
- It is clear from this formulation that all elements (i, y),  $0 \le y < m$ , will be found in different modules, as are all elements (x, j),  $0 \le x < m$ , provided that  $B \ge m$ .








- A multiple memory access requests must be directed from the processors to the associated memory banks.
- With a large number of processors and memory banks, this is a nontrivial problem.
- Ideally, the memory access network should be a permutation network that can connect each processor to any memory bank as long as the connection is a permutation.







- Permutation networks are quite expensive to implement and difficult to control.
- We usually settle for networks that do not possess full permutation capability.
- Multistage interconnection network as an example of a compromise solution.
- The following is the Butterfly interconnection network.



