

ARM Instructions

Data movement	Arithmetic	ADD cdS^\dagger	reg, reg, arg	Äadd
		SUB cdS	reg, reg, arg	Äsubtract
		RSB cdS	reg, reg, arg	Äsubtract reversed operands
		ADC cdS	reg, reg, arg	Äadd both operands and carry flag
		SBC cdS	reg, reg, arg	Äsubtract both operands and adds carry flag – 1
		RSC cdS	reg, reg, arg	Äreverse subtract both operands and adds carry flag – 1
		MUL cdS	reg_d, reg_m, reg_s	Ämultiply reg_m and reg_s , places lower 32 bits into reg_d
		MLA cdS	$reg_d, reg_m, reg_s, reg_n$	Äplaces lower 32 bits of $reg_m \cdot reg_s + reg_n$ into reg_d
		UMULL cdS	$reg_{lo}, reg_{hi}, reg_m, reg_s$	Ämultiply reg_m and reg_s place 64-bit unsigned result into $\{reg_{hi}, reg_{lo}\}$
		UMLAL cdS	$reg_{lo}, reg_{hi}, reg_m, reg_s$	Äplace unsigned $reg_m \cdot reg_s + \{reg_{hi}, reg_{lo}\}$ into $\{reg_{hi}, reg_{lo}\}$
		SMULL cdS	$reg_{lo}, reg_{hi}, reg_m, reg_s$	Ämultiply reg_m and reg_s , place 64-bit signed result into $\{reg_{hi}, reg_{lo}\}$
		SMLAL cdS	$reg_{lo}, reg_{hi}, reg_m, reg_s$	Äplace signed $reg_m \cdot reg_s + \{reg_{hi}, reg_{lo}\}$ into $\{reg_{hi}, reg_{lo}\}$
	Bitwise logic	AND cdS	reg, reg, arg	Äbitwise AND
		ORR cdS	reg, reg, arg	Äbitwise OR
		EOR cdS	reg, reg, arg	Äbitwise exclusive-OR
		BIC cdS	reg, reg_a, arg_b	Äbitwise reg_a AND (NOT arg_b)
	Comparison	CMP cd	reg, arg	Äupdate flags based on subtraction
		CMN cd	reg, arg	Äupdate flags based on addition
		TST cd	reg, arg	Äupdate flags based on bitwise AND
		TEQ cd	reg, arg	Äupdate flags based on bitwise exclusive-OR
Data movement	MOV	MOV cdS	reg, arg	Äcopy argument
		MVN cdS	reg, arg	Äcopy bitwise NOT of argument
	Memory access	LDR cdB^\ddagger	reg, mem	Äloads word/ byte/ half from memory into a register
		STR cdB	reg, mem	Ästores word/ byte/ half to memory from a register
		LDM $cdum$	$reg^!, mreg$	Äloads into multiple registers
		STM $cdum$	$reg^!, mreg$	Ästores multiple registers
		SWP cdB	$reg_d, reg_m, [reg_n]$	Äcopies reg_m to memory at reg_n , old value at address reg_n to reg_d
	Branching	B cd	imm_{24}	Äbranch to imm_{24} words away
		BL cd	imm_{24}	Äcopy PC to LR, then branch
		BX cd	reg	Äcopy reg to PC, and exchange instruction sets (T flag := $reg[0]$)
		SWI cd	imm_{24}	Äsoftware interrupt

[†] S = set condition flags

[‡] B = byte, can be replaced by H for half word(2 bytes)

cd: condition code			um: update mode	
AL or omitted	always	(ignored)	FA / IB	ascending, starting from reg
EQ	equal	Z = 1	EA / IA	ascending, starting from $reg + 4$
NE	not equal	Z = 0	FD / DB	descending, starting from reg
CS	carry set (same as HS)	C = 1	ED / DA	descending, starting from $reg - 4$
CC	carry clear (same as LO)	C = 0		
MI	minus	N = 1		
PL	positive or zero	N = 0		
VS	overflow	V = 1		
VC	no overflow	V = 0		
HS	unsigned higher or same	C = 1		
LO	unsigned lower	C = 0		
HI	unsigned higher	C = 1 \wedge Z = 0		
LS	unsigned lower or same	C = 0 \vee Z = 1		
GE	signed greater than or equal	N = V		
LT	signed less than	N \neq V		
GT	signed greater than	Z = 0 \wedge N = V		
LE	signed less than or equal	Z = 1 \vee N \neq V		

shift: shift register value			mem: memory address	
LSL	# imm_5	shift left 0 to 31	$[reg, \# \pm imm_{12}]$	reg offset by constant
LSR	# imm_5	logical shift right 1 to 32	$[reg, \pm reg]$	reg offset by variable bytes
ASR	# imm_5	arithmetic shift right 1 to 32	$[reg_a, \pm reg_b, shift]$	reg_a offset by shifted variable reg_b [†]
ROR	# imm_5	rotate right 1 to 31	$[reg, \# \pm imm_{12}] !$	update reg by constant, then access memory
RRX		rotate carry bit into top bit	$[reg, \pm reg] !$	update reg by variable bytes, then access memory
LSL	reg	shift left by register	$[reg, \pm reg, shift] !$	update reg by shifted variable, then access memory [†]
LSR	reg	logical shift right by register	$[reg], \# \pm imm_{12}$	access address reg , then update reg by offset
ASR	reg	arithmetic shift right by register	$[reg], \pm reg$	access address reg , then update reg by variable
ROR	reg	rotate right by register	$[reg], \pm reg, shift$	access address reg , then update reg by shifted variable [†]

[†] shift distance must be by constant