ARM Instructions

				Artivi instructions
		$\mathtt{ADD} cd \mathtt{S}^\dagger$	reg, reg, arg	$\hat{ ext{A}}$ ă $ ext{add}$
		$\operatorname{SUB} \operatorname{cd} \operatorname{S}$	reg, reg, arg	$\hat{ ext{A}}$ $\hat{ ext{a}}$ subtract
		$\mathtt{RSB}cd\mathtt{S}$	reg, reg, arg	$\hat{ ext{A}}$ $\hat{ ext{a}}$ $\hat{ ext{subtract reversed operands}}$
	• >	$\mathtt{ADC} cd \mathtt{S}$	reg, reg, arg	$\hat{\mathrm{A}}$ ăadd both operands and carry flag
:	štic	$\operatorname{SBC} \operatorname{cd} \operatorname{S}$	reg, reg, arg	$\hat{\mathrm{A}}$ ăsubtract both operands and adds carry flag -1
	Ĭ	$\mathtt{RSC}cd\mathtt{S}$	reg, reg, arg	$\hat{ ext{A}}$ ăreverse subtract both operands and adds carry flag -1
	::TF	$\mathtt{MUL} cd \mathtt{S}$	reg_d, reg_m, reg_s	$\hat{\mathrm{A}}$ ămultiply reg_m and reg_s , places lower 32 bits into reg_d
	Ψı	$\mathtt{MLA} cd \mathtt{S}$	$reg_d, reg_m, reg_s, reg_n$	$\hat{ ext{A}}$ ăplaces lower 32 bits of reg_m $\hat{ ext{A}}$ ů $reg_s + reg_n$ into reg_d
		$\mathtt{UMULL}\mathit{cd}\mathtt{S}$	$reg_{lo}, reg_{hi}, reg_m, reg_s$	\hat{A} ămultiply reg_m and reg_s place 64-bit unsigned result into $\{reg_{hi}, reg_{lo}\}$
			$reg_{lo}, reg_{hi}, reg_m, reg_s$	$\hat{ ext{A}}$ ăplace unsigned $reg_m + reg_s + \{reg_{hi}, reg_{lo}\}$ into $\{reg_{hi}, reg_{lo}\}$
		$\mathtt{SMULL}\mathit{cd}\mathtt{S}$	$reg_{lo}, reg_{hi}, reg_m, reg_s$	\hat{A} ămultiply reg_m and reg_s , place 64-bit signed result into $\{reg_{hi}, reg_{lo}\}$
		$\mathtt{SMLAL} cd \mathtt{S}$	$reg_{lo}, reg_{hi}, reg_m, reg_s$	$\hat{ ext{A}}$ ăplace signed $reg_m + reg_s + \{reg_{hi}, reg_{lo}\}$ into $\{reg_{hi}, reg_{lo}\}$
	a)	$\mathtt{AND} cd \mathtt{S}$	reg, reg, arg	Âăbitwise AND
	itwis logic	ORR cd S	reg, reg, arg	Âăbitwise OR
	Bitwise logic	$\mathtt{EOR} cd \mathtt{S}$	reg, reg, arg	$\hat{\mathrm{A}}$ ăbitwise exclusive-OR
	-	$\mathtt{BIC}cd\mathtt{S}$	reg, reg_a, arg_b	\hat{A} ăbitwise reg_a AND (NOT arg_b)
		$\mathtt{CMP}cd$	reg, arg	$\hat{\mathrm{A}}$ ăupdate flags based on subtraction
	Comp- arison	$\mathtt{CMN}cd$	reg, arg	$\hat{\mathrm{A}}$ ăupdate flags based on addition
	Con	$\mathtt{TST}cd$	reg, arg	$\hat{ ext{A}}$ ăupdate flags based on bitwise AND
		$\mathtt{TEQ}cd$	reg, arg	Âăupdate flags based on bitwise exclusive-OR
Data mov	oment	$\operatorname{MOV} \operatorname{cd} \operatorname{S}$	reg, arg	$\hat{ ext{A}}$ ăcopy argument
Data mov	учешеш	$MVNcd\mathbb{S}$	reg, arg	Âăcopy bitwise NOT of argument
		$LDR cd B^{\ddagger}$	reg, mem	$\hat{\mathrm{A}}$ ăloads word/ byte/ half from memory into a register
	Memory access	$\mathtt{STR}\mathit{cd}\mathtt{B}$	reg, mem	\hat{A} ăstores word/ byte/ half to memory from a register
	femor; access	$\mathtt{LDM} cdum$	reg!, mreg	$\hat{ ext{A}}$ ăloads into multiple registers
	Me	$\mathtt{STM}\mathit{cdum}$	reg!, mreg	\hat{A} ăstores multiple registers
		$\operatorname{SWP} \operatorname{cd} \operatorname{B}$	$reg_d, reg_m, [reg_n]$	\hat{A} ăcopies reg_m to memory at reg_n , old value at address reg_n to reg_d
	Branch- ing	Bcd	imm_{24}	$\hat{\mathrm{A}}$ äbranch to imm_{24} words away
		$\mathtt{BL}\mathit{cd}$	imm_{24}	Âăcopy PC to LR, then branch
		BXcd	reg	\hat{A} ăcopy reg to PC, and exchange instruction sets (T flag := $reg[0]$)
		SWI cd	imm_{24}	$\hat{\mathrm{A}}$ ăsoftware interrupt
			,	

 $^{^{\}dagger}$ S = set condition flags

	1.,.	
ca:	condition	code

AL or omitted	always	(ignored)
EQ	$_{ m equal}$	$\mathbf{Z} = 1$
NE	${f not}$ equal	Z = 0
CS	carry set (same as HS)	C = 1
CC	carry clear (same as LO)	C = 0
MI	minus	N = 1
PL	positive or zero	N = 0
VS	overflow	V = 1
VC	no overflow	V = 0
HS	unsigned higher or same	C = 1
LO	unsigned lower	C = 0
HI	unsigned higher	$C = 1 \wedge Z = 0$
LS	unsigned lower or same	$C = 0 \lor Z = 1$
GE	signed greater than or equal	N = V
LT	signed less than	$N \neq V$
GT	signed greater than	$\mathbf{Z} = 0 \wedge \mathbf{N} = \mathbf{V}$
LE	signed less than or equal	$Z = 1 \vee N \neq V$
	-	· · · · · · · · · · · · · · · · · · ·

um: update mode

	-
FA / IB	ascending, starting from reg
EA / IA	ascending, starting from $reg + 4$
FD / DB	descending, starting from reg
ED / DA	descending, starting from $reg - 4$

reg: register

	R0 to R1	5 register	according to number
	SP	$\operatorname{register}$	13
	LR	$\operatorname{register}$	14
	PC	$\operatorname{register}$	15
_			

arg: right-hand argument

$\#imm_8$	immediate on 8 bits, possibly rotated right
reg	register
reg , $shift$	register shifted by distance

shift: shift register value

LSL $\#imm_5$ shift left 0 to 31 [reg, $\#\pm imm_{12}$] LSR $\#imm_5$ logical shift right 1 to 32 [reg, $\pm reg$] ASR $\#imm_5$ arithmetic shift right 1 to 32 [reg_a , $\pm reg_b$, shiftROR $\#imm_5$ rotate right 1 to 31 $[\mathit{reg}\,,\,\#\!\pm\!imm_{12}\,]$ rotate carry bit into top bit [reg, $\pm reg$]! RRX shift left by register [reg , $\pm reg$, shift] LSL regLSR reglogical shift right by register [reg] , $\#\pm imm_{12}$ arithmetic shift right by register [reg] , $\pm reg$ ASR reg

rotate right by register

ROR reg

mem: memory address

[reg , $\#\pm imm_{12}$]	reg offset by constant
[reg , $\pm reg$]	reg offset by variable bytes
[reg_a , $\pm reg_b$, $shift$]	reg_a offset by shifted variable reg_b †
[reg , $\#\pm imm_{12}$] !	update reg by constant, then access memory
$[\mathit{reg},\pm\mathit{reg}]$!	update reg by variable bytes, then access memory
[reg , $\pm reg$, $shift$] !	update reg by shifted variable, then access memory †
[reg] , $\#\pm imm_{12}$	access address reg, then update reg by offset
[reg] , $\pm reg$	access address reg , then update reg by variable
[reg] , $\pm reg$, $shift$	access address reg , then update reg by shifted variable †
	4 110 11

[‡] B = byte, can be replaced by H for half word(2 bytes)