EE332 Digital System Design

Dr. Yu Yajun Associate Professor, Department of Electrical and Electronic Engineering

Office: 1005, Block A7, Nanshan iPark

Phone: 8801 8557

Email: yuyj@sustc.edu.cn

EE332 Digital System Design, by Yu Yajun -- 2019

1

Text Book

• P.P. Chu, RTL hardware design using VHDL, John Wiley & Sons, 2006.

Reference Book

- S. Yalamanchili, VHDL: A Starter's Guide, Prentice Hall, 2005
- Charles H. Roth, Jr. and Lizy Kurian John: Digital Systems Design with VHDL, Publishing house of electronics Industry

Lecture Plan

- Lectures 24 hours
- Lab exercises 16 hours
- Two-person group projects 24 hours. Sample group projects:
 - remote control electronic piano
 - smart phone control electronic motor
 - intelligent chess robot
 - intelligent unmanned grounded vehicle
 - wearable sports device
 - etc.

EE332 Digital System Design, by Yu Yajun -- 2019

3

Pre-requisites:

Digital Electronics

Examinations:

- Final Exam: 40% (open book, 2 hours)
- Continuous Assessment: 60%
 - Lab exercises and report: 30%
 - Group project and report: 30%
- No plagiarism is tolerated. Zero marks are given to the part involving plagiarizing.

Outline

- Introduction
- Data Objects and Operands
- Concurrent statement
- Sequential statement
- Modeling Structure
- · Modeling at the RT level
- Modeling at the FSMD level
- Parameterized Design
- Pipeline Design
- Subprograms, package and library

EE332 Digital System Design, by Yu Yajun -- 2019


5

Chapter 1 Introduction

- · Digital system design
 - System representation
 - Level of abstraction
 - Device technologies
- What is VHDL
- Basic VHDL concept via an example

1.1 Introduction to digital system design


• Examples of Digital System: system level, or more accurately, register transfer level (RTL).




EE332 Digital System Design, by Yu Yajun -- 2019


7

74LS390D Dual 4-Bit Decade Counter






RT层级 门层级 transis晶体管层级



9



EE332 Digital System Design, by Yu Yajun -- 2019

11



Digital Systems





Abstraction


- A key method of managing complexity is to describe a system in several levels of abstraction.
- An abstraction is a simplified model of the system, showing only the selected features and ignoring the associated details.
 - Transistor level
 - Gate level
 - Register transfer (RT) level
 - Processor level

EE332 Digital System Design, by Yu Yajun -- 2019

13

System Representation (View)

- · View: different perspectives of a system.
 - Behavior view
 - describe the functionalities and i/o behavior
 - treat the system as a black box
 - Structural view
 - describe the internal implementation (components and interconnections)
 - · essentially block diagram
 - Physical view
 - add more info to structural view: component size, component location, routing wires
 - · e.g. layout of a printed circuit board



EE332 Digital System Design, by Yu Yajun -- 2019

15

Characteristics of each abstraction level

	Typical blocks	Signal representation	Time representation	Behavioral description	Physical description
Transistor	transistor, resistor	voltage	continuous function	differential equation	transistor layout
Gate	and, or, xor,	logic 0 or 1	propagation delay	Boolean equation	cell layout
RT	adder, mux, register	integer, system state	clock tick	generalized FSM	RT-level floor plan
Processor	processor, memory	abstract data type	event sequence	natural language	IP-level floor plan


Device Technology

Fabrication of an IC

- Transistors and connection are made from many layers (typical 10 to 15 in CMOS) built on top of one another
- Each layer has a special pattern defined by a mask
- An important aspect of IC is the length of a smallest transistor that can be fabricated
 - It is measured in micron (μ m, 10⁻⁶ meter) in early time, but now in nano (nm, 10⁻⁹ meter), and known as the *minimum feature size*.
 - e.g. we may say an IC is built with 0.6 μm process
 - · The process continues to improve, as witnessed by Moore's law
 - The state-of-art process approaches a single digit of nm, for example 7nm.

EE332 Digital System Design, by Yu Yajun -- 2019

17



Classification of Device technologies:


- Where customization is done:
 - in a fab (fabrication facility): ASIC (Application Specific
 IC) 设计完电路后去工厂制作
 - in the "field": Non-ASIC 设计完电路后现场实现
- Classification
 - Full custom ASIC
 - Standard-cell ASIC
 - Gate array ASIC
 - Reprogrammable logic device: FPGA (field programmable gate array)

EE332 Digital System Design, by Yu Yajun -- 2019

19


Full-custom ASIC

- All aspects (e.g. size of a transistor) of a circuit are tailored for a particular application.
- Circuit fully optimized
- Design extremely complex and involved.
- Only feasible for small components
- Masks needed for all layers



Standard-cell ASIC

- Circuit made of a set of pre-defined logic, known as standard cells.
- E.g. basic logic gates, 1-bit adder, DFF etc.
- Layout of a cell is pre-determined, but layout of the complete circuit is customized
- Masks needed for all layers.




EE332 Digital System Design, by Yu Yajun -- 2019

21


Gate array ASIC

- Circuit is built from an array of a single type of cell (known as base cell)
- Base cell are pre-arranged and placed in fixed positions, aligned as one- or two- dimensional array
- More sophisticated components (macro cells) can be constructed from base cells
- Masks needed only for metal layers (connective wires)



Field programmable gate array

- Device consists of an array of generic logic cells and general interconnect structure
- Logic cells and interconnect can be "programmed" by utilizing semiconductor fuses or "switches"
- Customization is done in the "field"
- No custom mask needed



EE332 Digital System Design, by Yu Yajun -- 2019


23

Comparison of device technologies

	Custom (Full Custom)	Cell-based (Standard Cell)	Pre-diffused (Gate Array)	Prewired (CPLD, FPGA)
Density	Very High	High	High	Medium - Low
Performance	Very High	High	High	Medium - Low
Flexibility	Very High	High	Medium	Low
Design Time	Very Long	Short	Short	Very Short
Manufacturing time	Medium	Medium	Short	Very Short
Cost – Low /High Volume	Very High/Low	High/Low	High/Low	Low/High

小批量/大 批量

Cost: $C_{\text{unit}} = C_{\text{per_part}} + C_{\text{one_time}} / \text{units_produced}$




Comparison of per unit cost

EE332 Digital System Design, by Yu Yajun -- 2019


25


Field programmable gate array (FPGA)

 Ideally, the interconnection between the millions of transistors can be reconfigured to realize different applications.



CLB - Configurable logic block





Implementation of combinational functions using LUTs

Α	В	С	D	Out
0	0	0	0	0
0	0	0	1	1
0 0 0 0 0 0 0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1		0	1	1
1	0 0 0	1	0	1
1 1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0 1 0 1 0 1 0 1 0 1 0 1 0 1	1 1 0 1 1 0 0 0 0
1	1	1	1	0

27

1.2 What is VHDL?

- VHSIC Hardware Description Language (VHDL)
 - Very High-Speed Integrated Circuit program (VHSIC)
 - A computer language for **documenting** and **simulating** circuits, and describing circuits for **synthesis**.
 - A high level programming language with specialized constructs for modeling hardware.

EE332 Digital System Design, by Yu Yajun -- 2019

29

History of VHDL

- Intermetrics, TI and IBM under US DoD contract 1983-1985: VHDL 7.2
- IEEE standardization: VHDL 1076-1987
- First synthesized chip, IBM 1988
- IEEE Restandardization: VHDL 1076-1993
- Minor change in standard 2000 and 2002
- VHDL standard IEEE 1076-2008 published in Jan 2009


The role of HDL

- Formal documentation
- Input to a simulator
- Input to a synthesizer

EE332 Digital System Design, by Yu Yajun -- 2019


31

FPGA design flow



1.3: Basic VHDL Concept


- **Entity**
- **Architecture**
- Configuration
- Package
- Library



EE332 Digital System Design, by Yu Yajun -- 2019

33

NAND2 Gate



Entity Declarations

- The entity declaration defines an interface to a component
 - It names the entity, and
 - It describes the input and output ports that can be seen from the outside,
 - Mode of signals (i.e. in and out)
 - Type of signals (i.e. bit)


EE332 Digital System Design, by Yu Yajun -- 2019

35

Possible modes for signals of entity ports


Mode	Purpose
in	Used for a signal that is an input to an entity. 只能出现在赋值 语句右边
out	Used for a signal that is an output from an entity. The value of the signal can not be used inside the entity. This means that in an assignment statement, the signal can appear only to the left of the <= operator.
inout	Used for a signal that is both an input to an entity and an output from the entity. 只能仿真,不能综合
buffer	Used for a signal that is an output from an entity. The value of the signal can be used inside the entity, which means that in an assignment statement, the signal can appear both on the left and right sides of the <= operators.

NAND2 Gate



Architecture


It provides an "internal view" of a component.



EE332 Digital System Design, by Yu Yajun -- 2019

37

Statements in the architecture are concurrent statements




and

C <= not S;
S <= A and B;</pre>

will produce the same result

NAND2 Gate



Architecture: Behavior style

```
architecture BEHAVIOR of NAND2 is
begin
                    process内部是顺序的
  process (A,B) is
                     但是process跟其他语句
  begin
      同所执行
if (A='1' and B= 1′) then
           C <= '0':
      else
           if (A='0' and B='0') or (A='0' and B='1')
              or (A='1' and B='0') then
                   C <= '1':
           end if:
      end if;
  end process:
end architecture BEHAVIOR;
```

EE332 Digital System Design, by Yu Yajun -- 2019

39

Architecture

- It defines the relationships between the inputs and outputs of a design entity.
 - It consists of a declaration section followed by a collection of concurrent statements.
 - It may be expressed in terms of behavior, data flow, or structure.

Chapter 2. Data Objects and Operators

- Basic Language Elements
 - Data Objects
 - Data Type
 - Operators
 - Identifier

EE332 Digital System Design, by Yu Yajun -- 2019

41

2.1 Data objects

- An object in VHDL is a named item that holds the value of a specific data type.
- Four kinds of data objects
 - Signals
 - Constants
 - Variables
 - File
- For describing logic circuits, the most important data objects are signals. They represent the logic signals (wires) in the circuit.

2.1.1 Signal data objects

- A signal is an object that holds the current and possible future values of the object.
- They occur as inputs and outputs in port descriptions, as signals in architecture, etc.

EE332 Digital System Design, by Yu Yajun -- 2019

43

entity nand2 is port (A, B: in bit;

end entity nand2;

nand2 is signal S: bit;

begin

: **out** bit);

architecture dataflow of

S <= A and B; C <= not S; end architecture dataflow;

Where can signal data objects be declared?

- Entity declaration
- · Declarative section of an architecture
- · Cannot be in a process

How to declare a signal?

```
signal signal_name : signal_type [:= initial_value];
```

Examples:

```
signal status : std_logic := '0';
signal data : std_logic vector (31 downto 0);
```

Signal assignment

A signal assignment schedules a new value to occur at some future time. The current value of the signal is never changed. If no specific value of time is specified the default value is infinitesimally small value of time into the future called delta time.

Signals are assigned using the "<=" operator. e.g.

```
X1 <= '1' after 10ns;


SR1 <= 5 after 5ns;

X2 <= '0' after 10ns, '1' after 20ns, '0' after 30ns;

X5 <= '1';
```

EE332 Digital System Design, by Yu Yajun -- 2019

45



The figure above shows the timing implied by the statements shown in the previous slides assuming that all statements executed at time *t*.

2.1.2 Variable data objects

Variables are used to hold temporary data.

Where to declare a variable?

 within the processes, functions and procedures in which they are used

How to declare a variable?

```
variable variable_name : variable_type [:= initial_value];
```

Examples:

```
variable address : bit_vector (15 downto 0) := x"0000";
variable index: integer range 0 to 10 := 0;
```

EE332 Digital System Design, by Yu Yajun -- 2019

47

entity nand2 is port (A, B: in bit; C : out bit);

end entity nand2;

signal S: bit; begin

nand2 is

architecture dataflow of

S <= A and B; C <= not S;

end architecture dataflow;

Variable assignment

In contrast to signal assignment, a variable assignment takes effect immediately.

Variables are assigned using the ":=" operator. e.g.

```
A := '1';

ROM_A(5) := ROM_A(0);

STAR COLOR := GREEN;
```

2.1.3 Constant data objects

 A constant is an object which is initialized to a specific value when it is created, and which cannot be subsequently modified.

EE332 Digital System Design, by Yu Yajun -- 2019

49

Where can constants be declared?


- · Declarative section of an architecture
- Declarative section of a process

How to declare a constant?

constant constant name : constant type [:= initial value];

Examples:

```
constant yes : boolean := TRUE;
constant msb : integer := 5;
```



2.2 Data types

- The type of a signal, variable, or constant object specifies:
 - the range of values it may take
 - the set of operations that can be performed on it.

The VHDL language supports a predefined standard set of type definitions as well as enables the definition of new types by users.

EE332 Digital System Design, by Yu Yajun -- 2019

51

8 types commonly used:

- bit
- bit_vector
- integer
- boolean
- array
- enumeration
- std_logic
- std_logic_vector

Bit and Bit_vector

Bit type has two values, '0' and '1'.

Example:

```
signal a : bit := '0';
variable b : bit ;
```

Bit_vector is an array where each element is of type bit.

Example:

```
signal c : bit_vector (3 downto 0) := "1000"; -- recommended
signal d : bit_vector (0 to 3) := "1000";
```

EE332 Digital System Design, by Yu Yajun -- 2019

53

INTEGER type

INTEGER type represents positive, negative numbers and 0.

By default, an INTEGER signal has 32 bits and can represent numbers from -2^{31} to $2^{31}-1$. The code does not specifically give the number of bits in the signal.

Integers with fewer bits than 32 can be declared, using the RANGE keyword.

Example:

```
signal x: integer range -128 to 127;
```

This defines x as an eight-bit signed number.

BOOLEAN type

An object of type BOOLEAN can have the values TRUE or FALSE, where TRUE is equivalent to 1 and FALSE to 0.

Example:

```
signal flag: boolean;
```

constant correct : boolean := TRUE;

EE332 Digital System Design, by Yu Yajun -- 2019

55

ENUMERATION type

An ENUMERATION type is defined by listing all possible values of that type. All of the values of an enumeration type are user-defined.

```
type enumerated_type_name is (name {, name});
```

The most common example of using the ENUMERATION type is for specifying the states for a finite-state machine.

Example:

```
type State_type is (stateA, stateB, stateC);
signal y : State type := stateB;
```

When the code is translated by the VHDL compiler, it automatically assigns bit patterns (codes) to represent stateA, stateB and stateC.

ARRAY type

ARRAY types group one or more elements of the same type together as a single object.

type array type name is array (index range) of element type;

Example:

```
type byte is array (7 downto 0) of bit;
type word is array (15 downto 0) of bit;
type memory is array (0 to 4095) of word;
signal program_counter: word := "0101010101010101";
variable data_memory: memory;
```

To refer individual elements of array:

program_counter(5 **downto** 0) accesses the 6 LSBs of program_counter. data_memory(0) accesses the first record in memory.

EE332 Digital System Design, by Yu Yajun -- 2019

57

std_logic and std_logic_vector

std_logic provides more flexibility
than the bit.

To use, you must include the two statements:

```
library ieee;
use ieee.std_logic_1164.all;
```

std_logic_vector type represents
an array of std logic objects.

```
type std logic is
  'U',
        -- uninitialized
  'Χ',
        -- unknown
  '0',
        -- forcing 0
  '1',
        -- forcing 1
        -- high impedance
   'W', -- weak unknown
  'L',
        -- weak 0
        -- weak 1
  'H',
        -- don't care
);
```

Example

EE332 Digital System Design, by Yu Yajun -- 2019

59

VHDL is strongly typed

 VHDL is a strongly type-checked language. Even for objects that intuitively seem compatible, like **bit** and std_logic, one cannot be assigned to another.

Recommendation:

use std_logic and std_logic_vector types

2.3 Operators

	Operator Class	Operator
Lowest precedence	Logical	and, or, nand, nor, xor, xnor
	Relational	=, /=, <, <=, >, >=
	shift	sll, srl, sla, sra, rol, ror
	Adding	+, -, &
	Sign	+, -
	Multiplying	*, /, mod, rem
Highest precedence	Miscellaneous	**, abs, not

EE332 Digital System Design, by Yu Yajun -- 2019

1	h	1
	_	•

Operator	Description	Data type of a	Data type of b	Data type of result
a ** b	exponentiation		integer	
abs a	absolute value		integer	
not a	negation	boolean, bit, bit_vector		
a * b, a / b, a mod b, a rem b	multiplication, division, modulo, remainder	integer		
+a, -a	identity, negation	integer		integer
a + b, a - b	addition, subtraction,	integer		
a & b	concatenation	1D array, element		
a sll b, a srl b, a sla b, a sra b, a rol b, a ror b	shift-left (right) logical, shift-left (right) arithmetic, rotate left (right)	bit_vector	integer	bit_vector
a = b, a /= b,		any	same as a	boolean
a < b, a <= b, a > b, a >= b		scalar or 1D array	same as a	boolean
a and b, a or b, a xor b, a nand b, a nor b, a xnor b		boolean, bit, bit_vector	same as a	same as a

1. Logic operators

Operators on the same line have equal precedence and must be **parenthesized** when necessary.

EE332 Digital System Design, by Yu Yajun -- 2019

63

Table: Overloaded operators in the IEEE std_logic_1164 package

Overloaded operator	Data type of a	Data type of b	Data type of result
not a	std_logic_vector std_logic		same as a
a and b, a or b, a xor b, a nand b, a nor b, a xnor b	std_logic_vector std_logic	same as a	same as a

Table: Functions in the IEEE std_logic_1164 package

Function	Data type of a	Data type of result
to_bit(a)	std_logic	bit
to_stdulogic(a)	bit	std_logic
to_bitvector(a)	std_logic_vector	bit_vector
to_stdlogicvector(a)	bit_vector	std_logic_vector

Use of conversion functions

```
signal s1, s2, s3: std_logic_vector(7 downto 0);
Signal b1, b2: bit_vector(7 downto 0);
```

The following statements are **wrong** because of data type mismatch

```
s1 <= b1; -- bit_vector assigned to std_logic_vector
b2 <= s1 and s2; -- std_logic_vector assigned to bit_vector
s3 <= b1 or s2; -- or is undefined between bit_vector and
--std_logic_vector
```

We can use the conversion function to correct these problems

```
s1 <= to_stdlogicvector(b1);
b2 <= to_bitvector(s1 and s2);
s3 <= to_stdlogicvector(b1) or s2; -- or
s3 <= to_stdlogicvector(b1 or to_bitvector(s2));</pre>
```

EE332 Digital System Design, by Yu Yajun -- 2019

65

2.4 Lexical elements

- The lexical elements are the basic syntactical units in a VHDL program.
 - comments,
 - identifiers,
 - reserved words,
 - number, characters and strings.

2.4.1 Comments

- A comment starts with two dashes, --, followed by the comment text.
- The comments are for documentation purpose only.

EE332 Digital System Design, by Yu Yajun -- 2019

67

2.4.2 Identifier

- Identifiers are used as names for signals, variables, constants, as well as entities, architectures and so on.
- A basic identifier is a sequence of characters that may be
 - upper or lower case letters and digits 0 9
 - underscore ("_") character
- VHDL language is **NOT** case sensitive.
- The first character must be a letter and the last character must NOT be " "
- Two successive underscores "___" are NOT allowed.
 - Select, ALU_in, Mem_data, Two_dash_ok √
 - 12Select, _start, out_, Not__Allow, dot#3

2.4.3 Preserved words

 Some words are reserved in VHDL to form the basic language constructs.

abs, access, after, alias, all, and, architecture, array, assert, attribute, begin, block, body, buffer, bus, case, component, configuration, constant, disconnect, downto, else, elsif, end, entity, exit, file, for, function, generate, generic, guarded, if, impure, in, inertial, inout, is, label, library, linkage, literal, loop, map, mod, nand, new, next, nor, not, null, of, on, open, or, others, out, package, port, postponed, procedure, process, pure, range, record, register, reject, rem, report, return, rol, ror, select, severity, shared, signal, sla, sll, sra, srl, subtype, then, to, transport, type, unaffected units, until, use, variable, wait, when, while, with, xnor, xor

EE332 Digital System Design, by Yu Yajun -- 2019


69

2.4.4 Numbers, characters and strings

- A Number in VHDL can be
 - integer, such as 0, 1234, and 98E7
 - real, such as 0., 1.23456, or 9.87E6
 - represented in other number bases:
 - 45 = 2#101101# = 16#2D#
- A character in VHDL is enclosed in single quotation marks,
 - such as 'A', 'Z', '3'.
 - 1 and '1' are different.
- A string in VHDL is a sequence of characters enclosed in double quotation marks:
 - such as "Hello", "10000111".
 - 2#10110010# and "10110010" are different

Chapter 3. Concurrent Statement

 The operation of digital system is inherently concurrent.



 Within VHDL signals are assigned values using signal assignment statements.

$$sum \le (x xor y) after 5 ns$$

EE332 Digital System Design, by Yu Yajun -- 2019

71

- Multiple signal assignment statements are executed concurrently in simulated time and are referred to as concurrent signal assignment statements (CSAs).
- There are several forms of CSA statements:
 - Simple CSA
 - Conditional signal assignment
 - Selected Signal assignment

3.1 Simple CSA

architecture concurrent_behavior of half_adder is
begin

```
sum <= ( x xor y) after 5 ns;
carry <= (x and y) after 5 ns;
end architecture concurrent_behavior;</pre>
```

General form:

```
target <= expression;
```

expression is logical, comparative or arithmetic operations.

 The execution of the statements is determined by the flow of signal, rather than textual order.

EE332 Digital System Design, by Yu Yajun -- 2019


73

Half_adder


library IEEE;
use IEEE.std_logic_1164.all;
entity half_adder is
port (x, y : in std_logic;
 sum, carry : out std_logic);
end entity half_adder;

architecture concurrent_behavior of half_adder is
begin

sum <= (x xor y) after 5 ns;
carry <= (x and y) after 5 ns;
end architecture concurrent behavior;</pre>




EE332 Digital System Design, by Yu Yajun -- 2019



X1 library IEEE; - Sum use IEEE.std logic 1164.all; entity full adder is Cout 01 A1 port (A, B, Cin: in std logic; Cin-Sum, Cout: out std logic); end entity full adder; type time architecture dataflow of full adder is Architecture signal s1, s2, s3 : std logic; declarative constant gate delay : time := 10 ns; segment begin L1: s1 <= (A xor B) after gate delay; L2: s2 <= (Cin and s1) after gate delay; Architecture L3: s3 <= (A and B) after gate delay; body L4: sum <= (s1 xor Cin) after gate_delay; L5: cout <= (s2 or s3) after gate delay; end architecture dataflow; constant object

EE332 Digital System Design, by Yu Yajun -- 2019

L1: s1 <= (A xor B) after gate_delay; L2: s2 <= (Cin and s1) after gate_delay; L3: s3 <= (A and B) after gate_delay; L4: sum <= (s1 xor Cin) after gate_delay; L5: cout <= (s2 or s3) after gate_delay;




EE332 Digital System Design, by Yu Yajun -- 2019

77

3.2 Conditional signal assignment

- Simple CSAs is convenient for describing gate-level circuits whose behavior can be expressed with Boolean equations.
- It is useful to model circuits at higher levels of abstraction such as multiplexors and decoders.



EE332 Digital System Design, by Yu Yajun -- 2019

```
library IEEE;
use IEEE.std_logic_1164.all;
entity mux4 is
port (In0, In1, In2, In3 : in std_logic_vector (7 downto 0);
    S: in std_logic_vector(1 downto 0);
    Z : out std_logic_vector (7 downto 0) );
end entity mux4;
```

```
architecture con_arch2 of mux4 is
begin
Z <= In0 when S = "00" else
    In1 when S = "01" else
    In2 when S = "10" else
    In3 when S = "11" else
    "XXXXXXXXX";
end architecture con_arch2;</pre>
```


79

- The conditional signal assignment itself is a concurrent signal assignment.
- It has one target, but can have more than one expression.

General form:

- When this CSA is executed, the expressions in the right hand side are evaluated in the order that they appear.
 - The order of the expressions with their respective conditions inside the statement is important.
- Even there are several lines of text, this corresponds to only one signal assignment statement.

4-to-2 priority encoder



Assume that S(3) has the highest priority

```
library IEEE;
use IEEE.std_logic_1164.all;
entity pr_encoder is
port (S: in std_logic_vector(3 downto 0);
        Z: out std_logic_vector (1 downto 0) );
end entity pr_encoder;
```

```
architecture con_behavioral of pr_encoder is
begin

Z <= "11" when S(3) = '1' else

"10" when S(2) = '1' else

"01" when S(1) = '1' else

"00" when S(0) = '1' else

"00";
end architecture con_behavioral;
```


EE332 Digital System Design, by Yu Yajun -- 2019

81

3.3 Selected signal assignment

- It is similar to the conditional signal assignment statement.
- The value of a target signal is determined by the value of a select expression.
- Example: the same 4-1 multiplexer.

```
architecture sel_behavioral of mux4 is
begin
with S select
Z <= In0 when "00",
In1 when "01",
In2 when "10",
In3 when others;
end architecture sel_behavioral;
```



```
with S select
Z <= In0 when "00"
In1 when "01",
In2 when "10",
In3 when "11";
```

```
with S select
Z <= In0 when "00",
In1 when "01",
In2 when "10",
In3 when "11",
"XXXXXXXXX" when others;
```

4-to-2 priority encoder based on a selected signal assignment statement S(3) -4-to-2 S(2) priority $\frac{2}{2}$ Z architecture sel arch of pr encoder is S(1) encoder begin S(0) with S select Z <= "11" when "1000" | "1001" | "1010" | "1011" | "1100" | "1101" | "1110" | "1111", "10" when "0100" | "0101" | "0110" | "0111", "01" when "0010" | "0011", "00" when others: architecture sel arch of pr encoder is end architecture behavioral begin with S select Z <= "11" when "1---", "10" when "01--". Why? "01" when "001-", "00" when others; end architecture behavioral

- The choices for the select expression are not evaluated in sequence.
- All choices are evaluated, but one and only one must be true.
- All of the choices that the programmer specifies must cover all the possible values of the select expression.
- When an event occurs on a signal used in the select expression, or any of the signals used in one of the choices, the statement is executed.

85

3.4 Understanding delays


- Accurate representation of the behavior of digital circuits requires accurate modeling of delays through the various components.
- Three types of delay models
 - Inertial delay model
 - Transport delay model
 - Delta delay

3.4.1 The inertial delay model

- Digital circuits takes a finite amount of time for the output of a gate to respond to a change on the input.
- This implies that the change on the input has to persist for a certain period of time to ensure that the output will response.
- If it does not persist long enough the input events will not be propagated to the output.
- This propagation delay model is referred to as the inertial delay model.

EE332 Digital System Design, by Yu Yajun -- 2019

87



Out1 <= Input or '0' after 8 ns; Out2 <= Input or '0' after 2 ns;


- Any pulse in the input with a width of less than the propagation delay through the gate is said to be rejected.
- often used for component delays
- Default in VHDL program

3.4.2 The transport delay model

- Transport delay models the delays in hardware that do not exhibit any inertial delay.
- This delay represents pure propagation delay; that is, any changes on an input are transported to the output, no matter how small of the width, after the specified delay.
- Keyword transport is used in a signal assignment statement for transport delay model.

EE332 Digital System Design, by Yu Yajun -- 2019

89



Out1 <= transport (Input or '0') after 8 ns; Out2 <= transport (Input or '0') after 2 ns;

- Pulses are propagated, irrespective of width
- good for interconnect delays.


3.4.3 Delta Delays

 If we do not specify a delay for the occurrence of an event on a signal, for example

```
sum <= (x xor y);
```


- a delta delay is assumed by the simulator
- Delta delay is an infinitesimally small delay, Δ.
- In a signal assignment, the value is not assigned to the signal directly but after a delta delay at the earliest.
- Delta delays are simply used to enforce dependencies between events and thereby ensure correct simulation.

EE332 Digital System Design, by Yu Yajun -- 2019



```
library IEEE;
use IEEE.std_logic_1164.all;
entity combinational is
port (ln1, ln2 : in std_logic;
z : out std_logic);
end entity combinational;
```

```
architecture behavior of combinational is
    signal s1, s2, s3, s4 : std_logic := 0;
begin
    s1 <= not ln1;
    s2 <= not ln2;
    s3 <= not (s1 and ln2);
    s4 <= not (s2 and ln1);
    z <= not (s3 and s4);
end architecture behavior;</pre>
```




93

Chapter 4. Sequential VHDL

- Sequential statements are specified inside a process.
- Processes represent fundamental method by which concurrent activities are modeled.

4.1. The process construct



EE332 Digital System Design, by Yu Yajun -- 2019

- A process is a large concurrent statement that itself contains a series of sequential statements.
- The body of the process is treated by VHDL as a single concurrent statement and is executed at the same time as all other concurrent statements in the simulation.

Process with a sensitivity list

 The sensitivity list is a list of signal to which the process responds.

```
signal a, b, c, y: std_logic; -- in architecture declaration
...
process (a, b, c) -- in architecture body
begin
   y <= a and b and c; -- infer a combinational circuit
end process;</pre>
```

```
signal a, b, c, y: std_logic;
...

process (a) -- a process with incomplete sensitivity list
-- not infer a combinational circuit
begin
   y <= a and b and c;
end process;
```

EE332 Digital System Design, by Yu Yajun -- 2019

97

Process with a wait statement

 A process with wait statements has one or more wait statement but no sensitivity list.

```
wait on signals;
wait until boolean_expression;
wait for time expression;
```

```
process
begin
  y <= a and b and c;
  wait on a, b, c;
end process;</pre>
```

In synthesis, only few well defined forms of wait statement can be used, and normally only one wait statement is allowed in a process. **Not recommended.**

```
process (a, b) is
                          sensitivity list. The
begin
                          process will be activated
  c <= a and b;
                          if either a or b (or both)
end process;
                          changes states
Process is
begin
                         A process can have wait
  c <= a and b;
                         statement or sensitivity list, but
  wait on a, b;
                         not both
end process;
process is
begin
                     This is an infinite loop.
  c <= a and b;
end process;
```

99

4.2. Sequential statements

- sequential signal assignment statement
- · variable assignment statement
- if statement
- case statement
- null statement
- wait statement
- loop statement
- exit statement
- next statement

4.2.1 Signal assignment statement

Signal-object <= expression [after delay-value];

- Outside a process concurrent signal assignment statement
- Within a process sequential signal assignment, executed in sequence with respect to the other sequential statement which appear within that process.
- When a signal assignment statement is executed, the value of expression is computed immediately, and this computed value is scheduled to be assigned to the signal after the specified delay.

EE332 Digital System Design, by Yu Yajun -- 2019

101

• Inside a process, a signal can be assigned multiple times. If all assignments are with δ -delay, only the last assignment takes effect.

```
signal a, b, c, d, y: std_logic;
...
process(a, b, c, d)
begin
    y <= a or c;
    y <= a and b;
    y <= c and d;
end process;</pre>
signal a, b, c, d, y: std_logic;
...
process(a, b, c, d)
begin
    y <= c and d;
end process;
```

 Although this segment is easy to understand, multiple assignment may introduce subtle mistakes in a more complex code and make synthesis very difficult.

- Unless there is a compelling reason, it is a good idea to avoid assign a signal multiple times in a process. The only exception is the assignment of a default value in the if and case statement.
- The result will be very different if the multiple assignments are the concurrent signal assignment statements

```
signal a, b, c, d, y: std_logic;
...
-- the statements are not inside a process
y <= a or c;
y <= a and b;
y <= c and d;</pre>
```

- The above code is syntactically correct.
- However, the design is incorrect because of the potential output conflict.

103

4.2.2 Variable assignment statement

- Variables can be declared and used inside a process statement.
- Variable assignment statement:
 variable-object := expression;
- Variable assignment is immediate.

```
Signal a, b, y : std_logic;
......

process (a, b) is

variable temp : std_logic;
begin

temp := '0';
temp := temp or a;
temp := temp or b;
y <= temp;
end process;
```

Although the behavior of a variable is easy to understand, mapping it to hardware is difficult. Not recommended. We should try to use signal in code in general and resort to variable only for the characteristic that cannot be described by signals.

4.2.3 If statement

- An if statement selects a sequence of statements for execution based on the value of a condition.
- General form of an if statement

```
if condition then
sequential-statements
{ elsif condition then
sequential-statements }
[ else
sequential-statements ]
end if;
```

```
if SUM <=100 then
        SUM := SUM +100;
end if;

if NICKLE_IN then
        DEPOSITED <= T5;
elsif DIME_IN then
        DEPOSITED <= T10;
elsif QUARTER_IN then
        DEPOSITED <= T25;
else DEPOSITED <=Terror;
end if;</pre>
```

Note the absence of the letter 'e' in elsif!

EE332 Digital System Design, by Yu Yajun -- 2019


105

4-to-1 multiplexer based on an if statement

```
architecture if_arch of mux4 is begin process(In0, In1, In2, In3, S) begin if (S = "00") then Z <= In0; elsif (S = "01") then Z <= In1; elsif (S = "10") then Z <= In2; else Z <= In3; end if; end process; end if_arch;
```

4-to-2 priority encoder based on an if statement

```
architecture if_arch of pr_encoder is begin process(S) begin if (S(3) = `1") then Z <= "11"; elsif (S(2) = `1") then Z <= "10"; elsif (S(1) = `1") then Z <= "01"; else Z <= "00"; end if; end process; end if_arch;
```



EE332 Digital System Design, by \ S(1) S(0) 119

Comparison to a conditional assignment statement

 An if statement is somewhat like a concurrent conditional signal assignment statement.

```
sig <= value_exp1 when boolean_exp1 else
value_exp2 when boolean_exp2 else
value_exp3 when boolean_exp3 else
...
value_expn;
```

EE332 Digital System Design, by Yu Yajun -- 2019

```
Process(...)
begin
   if boolean_exp1 then sig <= value_exp1;
   elsif boolean_exp2 then sig <= value_exp2;
   elsif boolean_exp3 then sig <= value_exp3;
   ...
   else sig <= value_expn;
   end if;
end process;</pre>
```

- The above two statements are equivalent.
- In general, equivalent only if each branch of the if statement consists of a single assignment of the same single signal.

An if statement allows for arbitrary nesting of if statement.

```
process (CTRL1, CTRL2)
begin
 if CTRL1 = '1' then
   if CTRL2 = '0' then
       MUX OUT <= "0010";
   else
       MUX OUT <= "0001":
   end if:
 else
   if CTRL2 = '0' then
       MUX OUT <= "1000";
   else
       MUX OUT <= "0100"
   end if;
 end if;
end process;
```

Write the equivalent of conditional signal assignment

EE332 Digital System Design, by Yu Yajun -- 2019

109

Incomplete if branch

 In VHDL, only the then branch is mandatory and the other branches can be omitted.

```
process (a, b)
                         process (a, b)
begin
                         begin
  if (a = b) then
                           if (a = b) then
    eq <= '1';
                             eq <= '1';
                                            #
                           end if:
  else
                         end process;
    eq \le eq;
 end if:
end process;
```

Imply a combinational circuit

end process;

process (a, b)

if (a = b) then

eq <= '1';

eq <= '0';

begin

else

end if:

Imply a circuit with a closed feedback loop, which constitutes memory

Incomplete signal assignment

#

```
process (a, b)
begin
 if (a > b) then
    qt <= '1';
 elsif (a=b) then
    eq <= '1';
  else
    It <= '1':
 end if:
end process;
```

Imply a circuit with memories

```
process (a, b)
                             begin
                               if (a > b) then
                                  gt <= '1';
                                  eq <= '0';
                                  It <= '0':
                               elsif (a=b) then
                                  gt \le 0;
                                  eq <= '1';
                                  It <= '0':
                               else
                                  gt <= '0':
                                  eq <= '0';
                                  It <= '1';
                             end if:
                             end process;
EE332 Digital System Design, by Yu Yajui
```

```
process (a, b)
begin
 qt \le '0';
 eq <= '0';
 |t| <= '0';
 if (a > b) then
    qt <= '1';
 elsif (a=b) then
    eq <= '1';
  else
    It <= '1':
 end if:
end process;
```

Imply a combinational circuit

111

4.2.4 Case statement

 A case statement is a multiway branch based on the value of a control expression

· General form of a case statement

```
integer type, enumerated type,
case expression is
                                one dimensional character array type
  when choices =>
                                such as BIT VECTOR.
    {sequential-statements}
  { when choices =>
                               Must have the same type as the expression.
    { sequential-statements } } either a static expression or a static range.
end case:
```

All possible value in the range of expression's type must be covered by one and only one choice.

The final choice can be others, which match all remaining choices in the range of *expression*'s type.

4-to-1 multiplexer based on a case statement

```
architecture case arch of mux4 is
begin
  process(In0, In1, In2, In3, S)
  begin
    case S is
        when "00" =>
           Z \leq In0:
       when "01" =>
           Z <= In1:
       when "10" =>
           Z \leq \ln 2;
       when others
           Z \leq In3;
    end case:
  end process;
end case_arch;
```

EE332 Digital System Design, by Yu Yajun -- 2019

113

4-to-2 priority encoder based on a case statement

```
architecture case arch of pr encoder is
begin
  process(S)
  begin
     case S is
        when "1000" | "1001" | "1010" | "1011" |
               "1100" | "1101" | "1110" | "1111" =>
           Z <= "11";
        when "0100" | "0101" | "0110" | "0111" =>
           Z <= "10";
        when "0010" | "0011" =>
                                        S(3) -
           Z <= "01";
                                                   4-to-2
                                        S(2)^{-1}
        when others
                                                  priority
           Z <= "00":
                                        S(1)
                                                  encoder
     end case;
                                        S(0) -
  end process;
end case arch;
```

```
signal S1: integer range 0 to 7;
signal I1, I2, I3: bit;
select_process: process(S1, I1, I2, I3) is
begin
case S1 is
when 0 | 2 => OU <= '0';
when 1 => OU <= I1;
when 3 to 5 => OU <= I2;
when others => OU <= I3;
end case;
end process select_process;
```

```
115
```

```
library IEEE;
Example:
               use IEEE.std_logic_1164.all;
A two-
               entity half adder is
process
               port (x, y: in std logic; sum, carry: out std logic);
half-adder
               end entity half adder;
model
               architecture behavior of half adder is
               begin
                  sum proc: process (x, y) is -- this process computes the value of sum
                  begin
                        if (x=y) then sum <= '0' after 5 ns;
                        else sum <= (x or y) after 5 ns;
                        end if:
                  end process sum proc;
                  carry proc: process (x,y) is -- this process computes the value of carry
                  begin
                        case x is
                           when '0' => carry \leq x after 5 ns;
                           when '1' => carry <= y after 5 ns;
                           when others => carry <= 'X' after 5 ns;
                        end case;
                  end process carry proc;
               end architecture behavior;
```

4.2.5 NULL statement

The statement

```
null;
is a sequential statement that does not cause any
action to take place;

variable SEL : integer range 0 to 31;
variable V : integer range 0 to 31;
case SEL is
  when 0 to 15 => V := SEL;
  when others => null;
end case:
```

EE332 Digital System Design, by Yu Yajun -- 2019

117

4.3 More on process

- Upon initialization all processes are executed once, or suspended on some form of the wait statement reached.
- Thereafter, processes are executed in a data-driven manner: activated
 - by events on signals in the sensitivity list of the process or
 - by waiting for the occurrence of specific event using the wait statement.

```
library IEEE;
Example:
                   use IEEE.std logic 1164.all;
Signal
                  entity sig var is
assignment
                   port (x, y, z : in std logic; res1, res2 : out std logic);
with
                   end entity sig_var;
process
                   architecture behavior of sig var is
                  signal sig_s1, sig_s2 : std_logic;
                   begin
                      proc1: process (x, y, z) is
                      variable var_s1, var_s2 : std_logic;
                      begin
                            L1: var s1 := x and y;
                            L2: var s2 := var s1 xor z;
                            L3: res1 <= var s1 nand var s2;
                      end process proc1;
                      proc2: process (x, y, z) is
                      begin
                            L1: sig s1 \leq x and y;
                            L2: sig s2 \le sig s1 xor z;
                            L3: res2 \le sig s1  nand sig s2;
                      end process proc2;
                  end architecture behavior:
```

119

- All of the ports of the entity and the signals declared within an architecture are visible within a process.
- These port and signals can be read or assigned values from within a process; this is how processes can communicate among themselves.

Example:Communicating processes

```
s1
In1
                                                   sum
                           HA
            HA
                                  s2
ln2
                                                   c out
c in
                             s3
library IEEE
use IEEE.std logic 1164.all
entity full adder is
port (ln1, ln2, c in: in std logic;
      sum, c cout: out std logic);
end entity full adder;
```

```
architecture behavioral of full adder is
Example:
                signal s1, s2, s3 : std logic;
Communi-
                constant delay: time := 5 ns;
cating
                begin
processes
                   HA1: process (In1, In2) is – process describing the first half adder
(continued)
                   begin
                         s1 <= (ln1 xor ln2) after delay;
                         s3 <= (In1 and In2) after delay;
                   end process HA1;
                   HA2: process (s1, c in) is – process describing the second half adder
                   begin
                         sum <= (s1 xor c in) after delay;</pre>
                         s2 <= (s1 and c in) after delay;
                   end process HA2;
                   OR1: process (s2, s3) is -- process describing the two-input OR gate
                   begin
                         c out <= (s2 or s3) after delay;
                   end process OR1;
                end architecture behavioral;
```

121

Chapter 5: Modeling Structure

- Describing a system in terms of the interconnections of its components.
- Motivation
 - represent a digital system in hierarchical structure.
 - share components between developers.

5.1: Component

NAND2 Gate L1—AND2—L3 A—B—C L1—INV—L2

EE332 Digital System Design, by Yu Yajun -- 2019

123

Architecture: entity NAND2 is port (A, B: in bit; C: out bit); Structure style end entity NAND2; Component declaration: architecture STRUCTURE of NAND2 is a component instance component AND2 is needs to be bound to an port (L1, L2 : in bit; entity L3 : out bit); end component AND2; component INV is port (L1: in bit; L2: out bit); end component INV; signal S: BIT; begin A1: AND2 port map (L1 => A, Component L2 => B, L3 => S);instantiation A2: INV port map (L1=>S, L2=> C); end architecture STRUCTURE; EE332 Digital System Design, by Yu Yajun -- 2019 124

Component instantiation

A1 : AND2 port map (L1 => A, L2 => B, L3 => S);

Name association - the syntax "port_name =>" is provided so that the order of the signals listed after PORT MAP keywords need **NOT** follow the order of the ports in the corresponding COMPONENT declaration.

A1 : AND2 port map (A, B, S);

Positional association – if the signal names following the PORT MAP keywords are given in the same order in the COMPONENT declaration, then "port_name =>" is not needed.

EE332 Digital System Design, by Yu Yajun -- 2019

125


Component Entity: AND2 and INV

```
entity AND2 is
port (L1, L2 : in bit;
     L3: out bit);
end entity AND2;
architecture dataflow of AND2 is
begin
  L3 \leq L1 and L2:
                                   entity INV is
end architecture dataflow;
                                   port (L1 : in bit;
                                        L2: out bit );
                                   end entity INV;
                                   architecture dataflow of INV is
                                   begin
                                      L2 \leq not L1
                                   end architecture dataflow;
```

- Component Declaration
 - Defines the component's interface.
 - In the declaration region of an architecture
- · Component Instantiation
 - Only the external view of the component is visible.
 - Must be preceded by a label.
 - Name association and positional association.

127

Full Adder: Entity and architecture



Full Adder: Data flow style architecture

```
entity Full Adder is
port (A, B, Cin : in bit;
     Sum, Cout: out bit);
end entity Full Adder;
architecture DATAFLOW of Full Adder is
  signal S: bit;
begin
  S \leq A xor B:
   Sum <= S xor Cin after 5 ns;←
  Cout <= (A and B) or (S and Cin);
                                             Time period between
end architecture DATAFLOW:
                                             cause and effect.
                                             Signal pulse shorter
                                             than this time period is
                                             ignored.
```

EE332 Digital System Design, by Yu Yajun -- 2019

129

Full Adder: Behavioral style architecture

```
architecture behavioral of full adder is
         signal s1, s2, s3 : std logic;
         constant delay : time := 5 ns;
begin
        HA1: process (In1, In2) is
         begin
                 s1 <= (ln1 xor ln2) after delay;
                 s3 <= (In1 and In2) after delay;
         end process HA1;
         HA2: process (s1, c in) is
         begin
                  sum <= (s1 xor c in) after delay;
                 s2 <= (s1 and c_in) after delay;
         end process HA2;
         OR1: process (s2, s3) is
         begin
                  c out <= (s2 or s3) after delay;
         end process OR1;
end architecture behavioral;
```

Full Adder:

structural style architecture


```
L1—
L2—
HALF_ADDER
— CARRY

L1—
OR2
— O
```

```
architecture STRUCTURE of Full Adder is
   component HALF ADDER is
      port (L1, L2: in bit; SUM, CARRY: out bit);
   end component HALF ADDER;
   component OR2 is
      port (L1, L2 : in bit;
                          O: out bit);
   end component OR2;
                                   In1 ·
   signal N1, N2, N3 : BIT
                                                                 sum
                                                  HA
                                         HA
begin
                                                      s2
                                   ln2
                                                           01
                                                                 c out
   -- see next page;
                                  c in
end architecture STRUCTURE;
```

EE332 Digital System Design, by Yu Yajun -- 2019

131



architecture STRUCTURE of Full_Adder is begin

```
HA1: HALF_ADDER port map (L1=>A, L2=>B, SUM=>N1, CARRY=>N2);
HA2: HALF_ADDER port map (L1=>N1, L2=>CIN, SUM=>SUM,
CARRY=>N3);
```

OR1: OR2 **port map** (L1=>N3, L2=>N2, O=>COUT); **end architecture** STRUCTURE;

Component Entity: Half_Adder


```
entity Half Adder is
                                        XOR2
                                                                AND2
                                                                            0
     port (L1, L2 : in bit;
        Sum: out bit;
        Carry: out bit );
     end entity Half Adder;
                                 architecture STRUCTURE of Half Adder is
                                   component XOR2 is
             U1
                                       port (I0, I1: in BIT; O: out bit);
L1.
                                   end component XOR2;
           10
                          - Sum
           XOR2
                                   component AND2 is
L2 -
                                       port (10, 11 : in BIT; O: out bit);
           11
                                   end component AND2;
                          Carry
             U2
                                 begin
                                    U1: XOR2 port map (I0 \Rightarrow L1,
                0
                                           I1 => L2, O => Sum);
           AND2
                                    U2: AND2 port map (10 => L1, 11 => L2,
                                          O => Carry);
        Half Adder
                                 end architecture STRUCTURE;
```

Component Entity: OR2, AND2, XOR2

```
entity OR2 is
port (L1, L2: in bit; O: out bit);
end entity OR2;
architecture BHV of OR2 is
begin
   O <= L1 or L2 after 10 ns;</pre>
end architecture BHV;
entity AND2 is
                                       entity XOR2 is
port (10, 11: in bit; O: out bit);
                                       port (10, 11): in bit; O: out bit);
end entity AND2;
                                       end entity XOR2;
architecture dataflow of AND2 is
                                       architecture BHV of XOR2 is
begin
                                       begin
   0 \le 10 \text{ and } 11;
                                           O <= 10 xor 11 after 10 ns;</p>
end architecture dataflow;
                                       end architecture BHV;
```

EE332 Digital System Design, by Yu Yajun -- 2019


Structural Decomposition: A design



EE332 Digital System Design, by Yu Yajun -- 2019


135

Structural Decomposition: Design Tree



5.2. Configuration

 When there is more than one architecture for an entity, configuration explicitly specifies which architecture is to be used for the entity during component instantiation.



EE332 Digital System Design, by Yu Yajun -- 2019

- The process of association of an architecture description with a component in a structure model is referred to as binding an architecture to a component.
- Default binding rules:
 - The entity with the same name as the component is bound to the component.
 - If there are multiple architectures for the entity, the last compiled architecture for the entity is used.
 - The entity-architecture description may locate in the same file as that of instantiating the component, or in some other files in the working directory.

```
entity HALF Adder is
                 port (L1, L2 : in bit;
                                                          Two architectures
                       SUM, CARRY: out bit);
                 end entity Half Adder;
                 architecture STRUCTURE of HALF Adder is
                    component XOR GATE is
                        port (10, 11: in BIT; ○ : out BIT);
                    end component XOR GATE;
                    component AND2 is
                                                                   One
                        port (10, 11 : in BIT; O : out BIT);
                    end component AND2;
                 begin
                    U1: XOR GATE port map (L1, L2, SUM);
                    U2: AND2 port map (L1, L2, CARRY);
                 end architecture STRUCTURE;
                 architecture BEHAVIOR of HALF ADDER is
                 begin
                      SUM \leq L1 xor L2;
                                                                 The other one
                      CARRY <= L1 and L2;
                 end architecture BEHAVIOR;
EE332 Digital System Design, by Yu Yajun -- 2019
                                                                          139
```

```
architecture STRUCTURE of Full Adder is
   component HALF ADDER is
   port (L1, L2: in bit; SUM, CARRY: out bit);
   end component HALF ADDER;
   component OR GATE is
   port (L1, L2 : in bit; O : out bit);
                                                 Configuration
                                                 specifications
   end component OR GATE;
   for HA1: HALF ADDER use entity HALF ADDER(BEHAVIOR);
   for HA2: HALF ADDER use entity HALF ADDER(STRUCTURE);
   signal N1, N2, N3 : BIT;
begin
   OR1: OR2 port map (L1=>N3, L2=>N2, O=>COUT):
   HA1: HALF ADDER port map (L1=>A, L2=>B, SUM=>N1,CARRY=>N2);
   HA2: HALF ADDER port map (L1=>N1, L2=>CIN, SUM=>SUM,
           CARRY=>N3);
end architecture STRUCTURE;
                                                   HA2
                                       HA1
                                                     SUM
                                                                   SUM
                                      L1
                                         SUM
                                                 HALF ADDER
                                Α
                                      HALF_ADDEF
                                                 L2 CARRY
                                      L2 CARRY
                                                           OR1
                                В
                               Cin
                                                N2
                                                              0
                                                                   Cout
                                                           OR2
                                     Full Adder
 EE332 Digital System Design, by Yu Yajun -- 2019
                                                                    140
```

 If the entity-architecture descriptions locate in some other directories, the configuration specification have to includes the library name.

```
for HA1: HALF_ADDER use entity mydesign.HALF_ADDER(arch1);
for HA2: HALF_ADDER use entity mydeisgn.HALF_ADDER(arch2);
```

If there is only one architecture in an entity, the Architecture architecture name can be omitted.

Architecture name

Architecture

for OR1: OR_GATE use entity work.OR_GATE;

▼ Entity name

Keywords: all, others

Library name

for all: HALF_ADDER use entity work.HALF_ADDER(arch1);

for HA1: HALF_ADDER use entity work.HALF_ADDER(arch1);
for others: HALF_ADDER use entity work.HALF_ADDER(arch2);

EE332 Digital System Design, by Yu Yajun -- 2019


141

5.3. Modeling a test bench

- Motivation
 - Test designs prior to construction and use of the circuit.
- To test a compiled VHDL design, we can either
 - provide stimuli interactively through the command window of a simulator, or
 - write a VHDL program (a VHDL test bench).

A test bench

- does not have external ports.
- contains two part:
 - a component representing the circuit under test
 - waveform generators which produce waveforms to the input of the component under test.



testbench.vhd

EE332 Digital System Design, by Yu Yajun -- 2019

143

5.3.1 Functional verification of combinational designs

- Determine if a design meets a system's functional specifications.
- Not concern with any timing delays that results from mapping synthesized logic to a target programmable logic device.
- Allow to find logic errors early in the design flow and prevent wasting time performing synthesis, place and route, and time simulation.

Language and approach to be used

- Full range of VHDL language constructs and features can be used for test bench.
- Exhaustive verification
 - Counting approach treating all inputs as a single vector starting from 0 and subsequently incremented through all its possible binary combinations.
 - Functionality approach taking into account the functionality of the design being tested when determining the order for applying input combination

EE332 Digital System Design, by Yu Yajun -- 2019

145

5.3.2 A simple test bench

- -- Stimulus signals to connect test bench to UUT input ports signal x tb, y tb: std logic;
- -- Observed signals to connect test bench to UUT output ports signal sum_tb, carry_tb: std_logic;

begin

-- Create an instance of the half_adder circuit.
UUT: half_adder port map (x =>x_tb, y => y_tb, sum => sum_tb, carry => carry_tb);


-- Signal assignment statements generating stimulus values x_tb <= '1', '0' after 5 ns, '1' after 10 ns, '0' after 15 ns; y_tb <= '1', '0' after 10 ns;

end architecture test;

EE332 Digital System Design, by Yu Yajun -- 2019

147

Waveforms from simulation of half-adder test bench



5.3.3 Single process test bench

```
library ieee;
use ieee.std_logic_1164.all;
entity test_half_adder is
end entity test_half_adder;
architecture behavior of test_half_adder is
    component half_adder is
    port (x, y: in std_logic; sum, carry: out std_logic);
end component half_adder;
for UUT: half_adder use entity
    work.half_adder(concurrent_beheavior);

signal x_tb, y_tb: std_logic;
signal sum_tb, carry_tb: std_logic;
```

EE332 Digital System Design, by Yu Yajun -- 2019

```
x tb <= '1'; -- apply input combination 10 and check outputs
  y tb <= '0':
   wait for PERIOD;
   assert ((sum tb = '1') and (carry tb = '0'))
  report "Test failed for input combination 01" severity ERROR;
  x tb \le 0:
  y tb <= '1';
  wait for PERIOD;
   assert ((sum tb = '1') and (carry tb = '0'))
   report "Test failed for input combination 10" severity ERROR;
  x tb <= '1':
  v tb <= '1';
  wait for PERIOD:
   assert ((sum tb = '0') and (carry tb = '1'))
   report "Test failed for input combination 11" severity ERROR;
  wait; -- indefinitely suspend process
   end process:
end architecture behavior;
```

151

Wait statement (Sequential statement)

- explicitly specify the conditions under which a process may resume execution after being suspended.
- Basic forms of the wait statement

```
wait for time-expression; wait for 20 ns;
wait on signal; wait on clk, reset, status;
wait until condition; wait until A > B;
wait;
```

Assert statement

 VHDL's assert statement provides a quick and easy way to check expected values and display messages from your test bench. An assert statement has the following general format:

```
    assert condition_expression -- a Boolean value
    report text_string -- the text is displayed if the Boolean -- value is false
    severity severity_level; -- severity level can be one of -- predefined levels: NOTE, -- WARNING, ERROR, or FAILURE.
```

EE332 Digital System Design, by Yu Yajun -- 2019

153

5.3.4 Test benches that compute stimulus and expected results

```
tb: process is -- define a process to apply input stimulus and verify outputs.
    constant PERIOD: time := 20 ns;
    constant n : integer := 2;
begin -- apply every possible input combination
    for i in 0 to 2**n - 1 loop
        (x_tb, y_tb) <= to_unsigned(i, n);
        wait for PERIOD;
        assert ( (sum_tb = (x_tb xor y_tb)) and (carry_tb = (x_tb and y_tb)) )
        report "Test failed" severity ERROR;
    end loop;
    wait;
end process;</pre>
```

Loop statement

- A loop statement is used to iterate through a set of sequential statement.
- General form of a loop statement

```
[ loop-label ] iteration-scheme loop
sequential-statements
end loop [ loop-label ]
```

EE332 Digital System Design, by Yu Yajun -- 2019

155

Three types of iteration schemes:

```
for i in 0 to 2**n - 1 loop
(x_tb, y_tb) <= to_unsigned(i, n);
wait for PERIOD;
identifier
end loop;
```

- The object i is implicitly declared within the for loop to belong to the integer type whose value are in the range 0 to 2ⁿ-1.
- The loop identifier cannot be assigned any value inside the for loop

```
type COLOR is (RED, GREEN, BLUE);

for PAPER in COLOR loop

-- PAPER will take all value in type COLOR
-- from RED to BLUE.
end loop;
```

```
    (B) J := 0; SUM := 10;
    WHILE_LOOP: while J < 20 loop
        SUM := SUM * 2;
        J := J +3;
        end loop WHILE_LOOP;</li>
    (C) J := 0; SUM := 1;
        L2: loop
        J := J+21;
        SUM := SUM * 10;
        exit when SUM > 100;
        end loop L2;
```

157

Exit statement

- The exit statement can be used only inside a loop.
- It causes execution to jump out of the innermost loop or the loop whose label is specified.
- General form of a exit statement

```
exit [ loop-label ] [ when
  condition ]
```

```
SUM := 1;

L2: loop

J := 0;

L3: loop

J := J+21;

exit when J > 40;

SUM := SUM * 10;

if SUM > 100 then exit L2;

end if;

end loop L3;

end loop L2;

loop

wait on A, B;

exit when A=B;

end loop;
```

Next statement

- The next statement can be used only inside a loop.
- It results in skipping the remaining statements in the current iteration; execution resumes with the first statement in the next iteration of this loop, if one exists.
- General form of a next statement

```
next [ loop-label ] [ when condition ]
```

```
for J in 10 downto 5 loop
  if SUM < TOTAL_SUM then
        SUM := SUM + 2;
  elsif SUM = TOTAL_SUM then
        next;
  else null;
  end if;
  K := K + 1;
end loop;</pre>
```

EE332 Digital System Design, by Yu Yajun -- 2019

159

signed and unsigned data type

 In VHDL and the std_logic_1164 package, the arithmetic operations are defined only over the integer data type.

```
signal a, b, sum: integer;
...
sum <= a+b;
```

- Data types signed and unsigned are defined in IEEE numeric_std package. Both data types are an array of element with the std_logic data type. They are interpreted as a signed number or unsigned number.
- std_logic_vector, signed, and unsigned are all defined as an array of elements with the std_logic data type, but they are three independent data types.

To use the signed and unsigned data type, we must include:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
signal x, y: signed(15 downto 0);
```

to_unsigned(i, n)

- convert the integer i value to an unsigned vector of length n
- (x_tb, y_tb) <= to_unsigned(i, n);
 - the unsigned vector value returned in this example is assigned to an aggregate made up of the scalar input signals.
 - each of these scalar is type std_logic.
 - each element of an unsigned vector is also type std_logic.

EE332 Digital System Design, by Yu Yajun -- 2019

161

Table: Overloaded operators in the IEEE numeric std package

Operator	Description	Data type of a	Data type of b	Data type of result
abs a	absolute value	signed		
-a	negation	signed		
a * b, a / b, a mod b, a rem b, a + b, a - b	arithmetic operation	unsigned unsigned, natural signed signed, integer	unsigned, nature, unsigned signed integer, signed	unsigned unsigned signed signed
a = b, a /= b, a < b, a <= b, a > b, a >= b	relational operation	unsigned unsigned, natural signed signed, integer	unsigned unsigned, natural signed integer, signed	boolean boolean boolean boolean

```
signal a, b, c, d, e: unsigned (7 downto 0);
```

```
a \le b + c; d \le b + 1; e \le (5 + a + b) - c;
```

"011" >= "1000"; -- return FALSE if type is std_logic_vector or unsigned -- return TRUE if type is signed

Table: Functions in the IEEE numeric_std package

Function	description	Data type of a	Data type of b	Data type of result
shift_left(a, b) shif_right(a, b) rotate_left(a, b) rotate_right(a, b)	shift left shift right rotate left rotate right	unsigned, signed	natural	same as a
resize(a,b)	resize array	unsigned, signed	natural	same as a
std_match(a,b)	compare '-'	unsigned, signed, std_logic_vector, std_logic	same as a	boolean
to_integer(a)		unsigned, signed		integer
to_unsigned(a,b)	data type conversion	natural	natural	unsigned
to_signed(a,b)	CONVENSION	integer	natural	signed

EE332 Digital System Design, by Yu Yajun -- 2019

163

 std_logic_vector, unsigned and signed are known as closely related data types. Conversion between these types is done by a procedure known as typing casting.

Table: Type conversion of numeric data types

Data type of a	To data type	Conversion function/type casting
unsigned, signed signed, std_logic_vector unsigned, std_logic_vector unsigned, signed natural integer	std_logic_vector unsigned signed integer unsigned signed	std_logic_vector(a) unsigned(a) signed(a) to_integer(a) to_unsigned(a, size) to_signed(a, size)

```
signal u1, u2: unsigned (7 downto 0);
signal v1, v2: std_logic_vector(7 downto 0);
...
u1 <= unsigned(v1);
v2 <= std_logic_vector(u2);</pre>
```

```
library ieee;
  use ieee.std logic 1164.all
  use ieee.numeric std.all
  signal s1, s2, s3, s4, s5, s6: std logic vector (3 downto 0);
  signal u1, u2, u3, u4, u5, u6: unsigned(3 downto 0);
  signal sg: signed(3 downto 0);
                                   s3 <= u3; -- not ok
u3 <= u2 + u1; -- ok
                                  s4 <= 5; -- not ok
u4 <= u2 + 1; -- ok
                                  s3 <= std logic vector(u3); -- ok
u5 <= sg; -- not ok
                                  s4 <= std logic vector(to unsigned(5,4));
u6 <= 5; -- not ok
                                           -- ok
u5 <= unsigned(sg); -- ok
                                  s5 <= s2 + s1; -- not ok
u6 <= to_unsigned(5,4); -- ok
                                  s6 <= s2 + 1; -- not ok
u7 \le sq + u1; -- not ok
                                  s5 <= std logic vector(unsigned(s2) +
                                           unsigned(s1)); -- ok
u7 \le unsigned(sg) + u1; -- ok
                                   s6 <= std logic vector(unsigned(s2) +
                                           1); -- ok
```

165

5.3.5 Post-synthesis and timing verifications for combinational designs

- Post-synthesis verification
 - to verify that the synthesizer has successfully translated a design description to gate-level logic.
 - the same test bench used for functional verification could be used.
- Timing verification
 - to verify gate delays and propagation delays of signal paths of the logic mapped to the target programmable logic device.
 - If the delay between application of each stimulus and verification of the corresponding UUT outputs was appropriately chosen in the original functional verification test bench, the same test bench could be used for timing verification.