

Step motor

11911214 杨鸿嘉


1.Top Design Structure Diagram and Block Diagram



Block Diagram for Counter:



Block Diagram for Step_motor



2. VHDL code for step_motor and Testbench code

```
library IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity counter is
Port(clk_counter,reset_counter: in std_logic;
     up_counter;down_counter:in std_logic;
     clkout_counter: out std_logic);
end counter;
architecture Behavioral of counter is
signal\ counter:\ std\_logic\_vector(23\ downto\ 0);
 signal counter_goal: std_logic_vector(23 downto 0);
process (clk_counter,reset_counter) is
  begin
  if reset_counter = '1' then
    counter <= "0000000000000000000000000";
   --counter_goal<="000011110100001001000000";
    counter_goal<="000000000000001111101000";
  elsif clk_counter'event and clk_counter='1' then
     {\color{red} \textbf{if up\_counter='1' then}}
         counter_goal<=counter_goal-"1100001101010000";</pre>
     elsif down_counter='1' then
         {\bf counter\_goal {<=} counter\_goal {+} "11000011010100000"};}
     else
     end if;
     if counter=counter_goal then
       counter<="00000000000000000000000000000";
       clkout_counter<='1';
        counter<=counter+'1';</pre>
        clkout_counter<='0';
     end if;
  end if:
end process;
end Behavioral;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity key_down is
Port (clk_key_down,keyin_key_down:in std_logic;
        keyout_key_down:out std_logic );
end key down;
architecture Behavioral of key_down is
signal count:integer;
process(clk key down) is
begin
if(clk_key_down'event and clk_key_down='1') then
  if(keyin_key_down='1') then
       if(count=10000) then
               keyout_key_down<='1';
               keyout\_key\_down \!\! < \!\! = \!\! '0';
       end if;
       count<=0:
  end if;
end if;
end process;
end Behavioral;
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity key_up is
Port (clk_key_up,keyin_key_up:in std_logic;
        keyout_key_up:out std_logic );
end key_up;
architecture Behavioral of key_up is
signal count:integer;
begin
process(clk_key_up) is
begin
if(clk_key_up'event and clk_key_up='1') then
  if(keyin_key_up='1') then
       count <= count +1;
       if(count=10000) then--对应现实 20ms
              keyout_key_up<='1';
               keyout_key_up<='0';
       end if;
       count <= 0;
  end if;
end if;
end process:
end Behavioral:
```

Implementation for Elimination Buffeting of Keystroke:

Key_up and key_down is for Elimination Buffeting of Keystroke. The logic for this process is for each clk input, if the input of the button is in high level, use a counter to count the number of clk period with high level input. If this counter has value larger than 10000, this means that the button has been pushed and with only one time push, set the output signal high level. We through the elimination buffeting of keystroke problem through this method.

```
library IEEE;
use ieee.std logic 1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity step motor is
Port(clk_step_motor,dir_step_motor,en_step_motor,rst_step_motor:in std_logic;
      mode_step_motor: in std_logic;
      out_step_motor: out std_logic_vector(3 downto 0));--ABCD
end step motor;
architecture Behavioral of step motor is
signal temp:std_logic_vector(1 downto 0);
signal state1,state2,state3,state4:std_logic_vector(3 downto 0);
begin
process(clk_step_motor,dir_step_motor,en_step_motor,rst_step_motor) is
if rst_step_motor= '1' then
      out\_step\_motor <= "00000";
      temp<="00":
elsif clk step motor'event and clk step motor='1' then
  if en_step_motor='1' then
           if dir_step_motor='1' then
               if(temp="00") then
                   out step motor <= state1;
                   temp<="01";
              elsif temp="01" then
                   out_step_motor<=state2;
                   temp<="11";
              elsif temp="11" then
                   out\_step\_motor <= state3;
                   temp<="10";
                   out step motor <= state4;
                   temp<="00";
              end if:
          if(temp="00") then
           out step motor <= state4:
           temp<="01":
          elsif temp="01" then
           out\_step\_motor <= state3;
           temp<="11";
          elsif temp="11" then
           out step motor <= state2;
           temp<="10";
            out step motor <= state1;
            temp<="00":
          end if:
      end if:
  else
      out_step_motor<="0000";
      temp<="00";
  end if
end if;
end process;
state1 \!\!<\!\!="1000" \ \textbf{when mode\_step\_motor} \!\!=\!\!"0" \ \textbf{else} \ "1001";
state2 \!\!<\!\!= "0100" \ \ \textbf{when} \ \ mode\_step\_motor \!\!= \!\!"0" \ \ else \ "1100";
state3<="0010" when mode_step_motor='0' else "0110";
state 4 \!\!<\!\!= "0001" \ \textbf{when mode\_step\_motor} \!\!=\!\! "0" \ \textbf{else} \ "0011";
end Behavioral:
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
 entity step_motor_top is
out_sys:out std_logic_vector(3 downto 0));
end step motor top;
 architecture structure of step_motor_top is
component clk wiz 0
     port(clk_out1: out std_logic;reset: in std_logic;clk_in1: in std_logic);
end component;
component counter
Port(clk counter, reset counter: in std logic;
        up_counter,down_counter:in std_logic;
          clkout_counter: out std_logic);
end component;
component step motor is
Port(clk_step_motor,dir_step_motor,en_step_motor,rst_step_motor:in std_logic;
             mode step motor: in std logic;
             out_step_motor: out std_logic_vector(3 downto 0));--ABCD
end component;
component key down is
Port (clk_key_down,keyin_key_down:in std_logic;
                 keyout_key_down:out std_logic );
end component;
component key up is
Port (clk_key_up,keyin_key_up:in std_logic;
                 keyout_key_up:out std_logic );
\underline{signal\ clk\_temp,clkout\_temp,up\_counter\_temp,down\_counter\_temp:std\_logic;}
clkwiz : clk_wiz_0 port map (clk_in1 => clk_sys,reset => rst_sys,clk_out1=> clk_temp);
stepmotor:step motor port map
(clk\_step\_motor => clkout\_temp, dir\_step\_motor => dir\_sys, en\_step\_motor => en\_sys, rst\_step\_motor => rst\_motor => rst\_m
sys, out\_step\_motor => out\_sys, mode\_step\_motor => mode\_sys);
counter_step: counter port map
(clk counter=>clk temp,reset counter=>rst sys,clkout counter=>clkout temp,up counter=>up counter
r temp,down counter=>down counter temp):
keyup:key_up port map
(clk\_key\_up => clk\_temp, keyin\_key\_up => up\_sys, keyout\_key\_up => up\_counter\_temp);
keydown:key down port map
(clk key down=>clk temp,keyin key down=>down sys,keyout key down=>down counter temp);
end structure:
```


Testbench code:

```
library IEEE;
 use IEEE.STD LOGIC 1164.ALL;
entity key_down_tb is
end key_down_tb;
architecture behavior of key_down_tb is
 component key_down
Port (clk_key_down,keyin_key_down:in std_logic;
                                             keyout_key_down:out std_logic );
end component:
signal\ clk\_key\_down\_tb, keyin\_key\_down\_tb, keyout\_key\_down\_tb:\ std\_logic;
begin
                   uut: key\_down \ \underline{PORT\ MAP}\ (clk\_key\_down=>clk\_key\_down\_tb, keyin\_key\_down\_tb, keyout\_key\_down=>keyout\_key\_down=>key\_down_tb, keyout\_key\_down=>key_down_tb, keyout\_key\_down=>key_down_tb, keyout\_key\_down=>key_down_tb, keyout\_key\_down=>key_down_tb, keyout\_key\_down=>key_down=>key_down=>key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_down=key_
                     keyin_key_down_tb<='0', '1' after 1ms,0' after 1.005 ms,1' after 1.010ms, '0' after 1.015ms, '1' after 1.020ms,0' after 1.025ms,'1' after 1.025ms,'1' after 1.035ms,'1' after 
 1.040ms, '0'after 1.045ms, '1' after 1.05ms;
                   clock_gen: process
                   constant period : time := 100 ns;
                               clk_key_down_tb <= '0';
                                  wait for period/2;
                               clk_key_down_tb <= '1';
                                 wait for period/2;
                   end process;
end behavior;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity step_motor_top_tb is
end step_motor_top_tb;
architecture behavior of step_motor_top_tb is
component step_motor_top
Port (clk\_sys,rst\_sys,en\_sys,dir\_sys,down\_sys,up\_sys,mode\_sys:in\ std\_logic;--'0'\ wave \quad '1'\ full step of the sys of 
                                     out_sys:out std_logic_vector(3 downto 0));
end component;
signal\ clk\_sys\_tb,rst\_sys\_tb,en\_sys\_tb,dir\_sys\_tb,down\_sys\_tb,up\_sys\_tb,mode\_sys\_tb: std\_logic;
signal out_sys_tb:std_logic_vector(3 downto 0);
begin
                   uut: step\_motor\_top \ \frac{PORT\ MAP}{Colk\_sys=>clk\_sys\_tb,srs\_sys=>rst\_sys\_tb,en\_sys=>en\_sys\_tb,dir\_sys=>dir\_sys\_tb,out\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=>out\_sys\_tb,en\_sys=sys\_tb,en\_sys=sys\_tb,en\_sys=sys\_tb,en\_sys=sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_sys\_tb,en\_
                                                                                                                                                                                                                      down\_sys=>down\_sys\_tb,up\_sys=>up\_sys\_tb,mode\_sys=>mode\_sys\_tb~);
                   rst\_sys\_tb <= '0', '1' \ after \ 10 \ ns, '0' \ after \ 50 \ ns;
                   dir\_sys\_tb <= '1';
                   en_sys_tb<='1';
                   down_sys_tb<='0';
                   up\_sys\_tb \!\! < \!\! = \!\! '0';
                   mode\_sys\_tb <= '0';
                   clock_gen: process
                   constant period : time := 10 ns;
                   begin
                               clk\_sys\_tb \mathrel{<=} '0';
                                wait for period/2;
                               clk\_sys\_tb <= '1';
                               wait for period/2;
                   end process;
end behavior;
```


3. Simulation Result

Behavior simulation




After reset, the program work well according to our setting, we can see the output waveform of the step motor.

Post-synthesis functional simulation:




Post-synthesis timing simulation:




For the post-synthesis timing simulation result, we can find the delay for the output is nearly 1.699us.


Post-Implementation functional simulation:



Post-Implementation timing simulation:




From the post-implementation timing simulation, the delay for the output is 1.70us, which is larger than post-synthesis simulation. We can see the competitive adventure phenomenon and the output waveform for step motor has delay for near step, that is:




We can see that the four step are not closely alternating, there may be slight overlap and neutral period. But this will not influence our actual performance.

Different direction post-implementation timing simulation:



Full step drive post-implementation timing simulation:





Testing for the Elimination Buffeting of Keystroke:



We can find that the Elimination Buffeting of Keystroke work as our expect.

4 Simulation Resource:





5 Actual Testing



Wave drive

Full step drive

Full step drive(faster)

