ICS Homework 6

November 5, 2021

1 Data Movement

You are given the following information. A function with prototype

```
void decode1(long *xp, long *yp, long *zp);
```

is compiled into assembly code, yield the following:

```
void decode1(long *xp, long *yp, long *zp)
    xp in %rdi, yp in %rsi, zp in %rdx
2
3
  decode1:
           (%rdi), %r8
4
    movq
5
    movq
           (%rsi), %rcx
6
           (%rdx), %rax
    movq
7
    movq
           %r8, (%rdx)
           %rcx, (%rdi)
    movq
           %rax, (%rsi)
    movq
```

Parameters xp, yp, and zp are stored in registers %rdi, %rsi, and %rdx, respectively.

Write C code for decode1 that will have an effect equivalent to the assembly code shown.

2 Arithmetic and Logical Operations

Suppose a 64-bit little endian machine has the following memory and register status:

Address	Value	Value Register	
0x100	0x 0000000000002019	%rax	0x2121
0x108	0xfffffffaabb8922	%rbx	0x100
0x110	0x1212121212121212	%rcx	0x2
0x118	0x1300130013001300	%rdx	0x9

Each operation take effect on the status of memory and register, please fill in the blanks in the following table:

	Operation	Destination	Value		
	subq (%rbx),%rax	2 rax	OK 108		
	incq -8(%rax)	0x100	0x 2010		
	decq %rdx	2 rdx	0x8		
	imulq \$4,0x100(%rdx,%rcx,4)	OXIIO	Dx4848484848484848		
	shrq \$4,%rax	Erax	0x10		
	imulq 0x10	grax, grdx	0x 100, 0x0		
	notw (%rax,%rdx)	0x100	Oxdfes		
	andq $0x10(%rax, %rcx, 4), %rax$	% rax	0x100		
	<pre>leaq 9(%rax,%rcx,8),%rdx</pre>	2 rdx	0x119		

3 Conditional Code

Indicate the status (0, 1 or unchanged) of the following flags after each instruction, please write "—" if the flag doesn't change. Assume 3 in %rax and -8 in %rbx.

 ${\bf NOTE} :$ Each instruction works independently and would ${\bf NOT}$ affect each other.

Instruction	OF	CF	ZF	SF
addq %rbx, %rax	0	0	0	1
subq %rax, %rbx	0	0	0	1
leaq (%rax, %rax, 2), %rax		_	_	_
xorq %rax, %rax	0	0	1	0
salq \$2, %rbx	1	Ĭ	0	1
cmpq %rax, %rbx	0	D	0	j
testq %rax, %rbx	0	0		0