


DESIGNED t.elliott		PREL.				
DRAWN		PROTO				
CHECKED		QUAL				
		PROD				
UNLESS OTHERWISE SPECIFIED TOLERANCES DECIMAL .XX +/- 0.010 .XXX +/- 0.005 FRACTIONAL +/- 1/64 ANGULAR +/- 1/2 HOLE +/- .004 +/- .002 DIMENSIONS: INCHES	NEXT ASSY.	SYSTEM				
	DWG. NUMBER	TITLE				
	Sheet 6/8	SCALE	SIZE	PART NO.	REV 1	



DESIGNED t.elliott	PREL.		
DRAWN	PROTO		
CHECKED	QUAL		
	PROD		
UNLESS OTHERWISE SPECIFIED TOLERANCES DECIMAL .XX +/- 0.010 .XXX +/- 0.005 FRACTIONAL +/- 1/64 ANGULAR +/- 1/2 HOLE +/- .001 +/- .002	NEXT ASSY.	SYSTEM	
	DWG. NUMBER	TITLE	
Sheet 7/8	SCALE	SIZE	PART NO.
			REV 1

	1	2	3	4	5	6	7	8	
A									A
	Changes from rev0								
	<hr/>								
	fix AC coupling into inverters for 40mhz clock done								
	add R57, R58, R59, R60								
B	add R53, R54, R55, R56								B
	Fix missing VCC_I02 connection on FPGA								
	change C105 and C108 to 470uF tant (already on bom)								
	Disconnect MISO / from FPGA P12								
C	add D5,D6,D7, R61								C
	change phy address to 1 via pullup								
	add X3, C5, C21 all DNP								
	add R62								
D	added FSMC_CLK signal								D
	add FT230XQ USB to UART bridge								
	added PDM MEMS Microphone								
E									E
	1	2	3	4	5	6	7	8	