













	1	2	3	4	5	6	7	8
A		Changes from rev0	o inverters for 40mhz	clock done				f
В		add R57, R58, add R53, R54, Fix missing VC	R59, R60	on on FPGA	dy on bom)			E
С		add D5,D6,D7,	ddress to 1 via					C
D	add R62 added FSMC_CLK signal add FT230XQ USB to UART bridge added PDM MEMS Microphone							
E								E
L	1	2	3	4	5	6	7	8