

Analog Devices Incorporated Blackfin

CS 433

Prof. Luddy Harrison Processor Presentation Series



Note on this presentation series

- These slide presentations were prepared by students of CS433 at the University of Illinois at Urbana-Champaign
- All the drawings and figures in these slides were drawn by the students. Some drawings are based on figures in the manufacturer's documentation for the processor, but none are electronic copies of such drawings
- You are free to use these slides provided that you leave the credits and copyright notices intact



CS 433

Introduction

- Blackfin combines 16-bit fixed point DSP features with general purpose microcontroller functions, eliminating the need for two processors in many applications.
- Design provides a balance between DSP performance, low power and low cost.
- First product to use the Micro Signal Architecture jointly developed by Analog Devices and Intel.



Introduction

- Targets embedded audio, video and communications applications.
- First generation BF535 released in 2001
- Second (current) generation has 5 members:
 - Single core BF531/BF532/BF533 from \$4.95
 - Dual core BF561 from \$19.95 (prices @10K units)
 - msp500 SoftFone for GSM/GPRS/EDGE
- Dual ALUs and 16x16 multipliers per core



Introduction

- 32-bit RISC Instruction Set w/3 issue VLIW
 - 64 bits: up one 32-bit and two 16-bit instructions
- 10-stage fully interlocked pipeline
- On-chip memory can be cache or data SRAM
- Integrates microcontroller style peripherals
- Wide range of speeds/voltages
 - From 100 MHz/0.7 V to 750 MHz/1.4 V
- Supervisor and User modes for protection




Instruction Set

- Algebraic assembly language
 - Ease of coding and readability
 - Optimized for C/C++ compilation
- Orthogonal instruction set
- Encoding assigns 16-bit op-codes to frequently use instructions. Complex DSP and arithmetic instructions are encoded into 32-bit op-codes.



Data Registers and Accumulators





Half-word access

- Data registers
 can be accessed
 by half words (high, low)
 - R0 = R1;
 - R3 = 0x7F11;
 - R8.H = R7.L;
 - R3.H = R2.L;



Pointer Registers

32-bit Pointer Registers

31		0
	P0	
	P1	
	P2	
	P3	
	P4	
	P5	

Stack Pointer

SP

Frame Pointer

FP



Instruction Set - Pointers

Load/Store to Data or Pointer Reg

```
R3 = [P0++];

P3 = [P2];

[--P5] = R4;
```

Push/Pop Single or Multiple Regs

```
[--SP] = R2;

[--SP] = (R7: 4, P5: 3);

(R7: 4, P5: 3) = [SP++];

R2 = [SP++];
```



Special Registers

Index Registers

31	0	31 0	31 0
	I0	LO	В0
	I1	L1	B1
	I2	L2	B2
	I3	L3	В3

Modify Registers

M0
M1
M2
М3



Instruction Set – Special Regs

- Index and Modify
 Special Purpose Registers
 - i Regs: Data structures
 - m Reg: Offset
 - Commonly used for circular buffers

```
i0 += m0;
i1 += m1 (brev);
```



Instruction Set - Addressing

Register Indirect
 R3 = [P3];

- Register indirect w/post increment/decrement
 R3 = [P3++];
- Register indirect indexed with offset
 R6 = [P2 + 12];
- Register indirect with pre-decrement (push)
 [--SP] = R2;
- Register indirect with post-increment (pop)
 R2 = [SP++];



Instruction Set - Logical

- & Logical AND R3 = R3 & R2;
- | Logical OR
- ^ Logical XOR (Exclusive OR
- ~ Logical NOT (One's complement)
 r5 = ~ r6;
- BXORSHIFT Four Bit XOR w/Shift
 r0. I = cc = bxorshi ft(a0, r1);



Instruction Set - Arithmetic

Add

$$R3 = R1 + R2;$$

Subtract

$$P2 = P1 - P0;$$

Minimum / Maximum

```
r5 = min(r2, r3);
```

Multiply

```
R3.L = R3.H * R2.H;
r6 = r3.h * r4.h; /* 32 bit result */
R3 *= R0; /* 32 bit multiply */
```



Instruction Set - Arithmetic

- Multiply/Accumulate (to Accumulator register)
 A0 += R3. H * R2. H;
- Divide

```
DIVS(dividend_reg, divisor_reg);
DIVQ(dividend_reg, divisor_reg);
```

 As with many fixed point DSPs, many math operations support operation flags (covered below) to saturate or truncate, as well as to define fractional or integer operations.



Instruction Set – Op Flags

Operation Flags

```
(S) Saturate
                        (NS) No saturation;
(IS) Signed Integer (IU) Unsigned Integer
(IH) Signed Integer, high word extract
(ISS2) Signed integer with scaling
(FU) Unsigned Fraction 0.16 * 0.16 \rightarrow 0.32
(TFU) Unsigned Fraction with truncation
(T) Signed Frac. w/Trunc 1.15 * 1.15 → 1.31
(S2RND) Signed fraction with scaling and rounding
(M) Mixed mode multiply (BREV) Carry bit reverse
    RO = R5 - R3 (NS);
    A1 = R0. H * R0. L (M);
```



Instruction Set – Flow Control

JUMP – Load program counter with target address

```
jump (p2); /* p2 contains target address */
jump (pc + p2); /* relative to program counter */
jump next_section; /* assembler resolves target*/
```

 CALL – Saves next instr. on RETS register and loads program counter with subroutine address

```
call (p5) ;
call 0x102030;
call next_subroutine;
```

 RTS – Returns from subroutine loading program counter with value of RETS register



Hardware Loop Registers

Loop Count LC0

Loop Top

LT0 LT1

Loop Bottom

LB0 LB1

Instruction Set - Loops

```
LOOP loop_name loop_counter;
LOOP_BEGIN loop_name;
LOOP_END loop_name;
```

LSETUP (Begin_Loop, End_Loop)Loop_Counter;



Instruction Set - Conditionals

- Flags
 - CC Control code
 - AZ Zero
 - AC0 ALU0 Carry
 - AV0 A0 Overflow

- V Data Reg. Overflow
- AN Negative
- AC1 ALU1 Carry
- AV1 A1 Overflow
- Control code (CC) allows high code flexibility

```
cc = r6 <= r1;
if cc jump next_section;</pre>
```



Instruction Set – Shift/Rotate

Logical shift

```
p0 = p1 << 2; /* left shift by 2 */;
r3.l = Ishift r0.l by r2.l;
/* sign of r2.l controls direction */</pre>
```

Arithmetic shift

```
r4 = r2 >>> 20;

r4 = ashift r2 by r7.1;
```

Shift with Add (Add with Shift also available)

$$r3 = (r1 + r2) << 2;$$



Instruction Set – Bit Ops

- Bit Setbi tset(r3, 6);
- Bit Clearbitclr(r4, 0);
- Bit Toggle bi ttgl (r2, 21);
- Bit Test Result goes to Control Code (CC)
 cc = ! bi ttst(r1, 18);
- Count One's r0. I = ones r6;



Instruction Set – Pixel Ops

- Blackfin cores implement several operations designed to simplify 8-bit pixel manipulation.
- BYTEOP16P Quad 8-bit Add
 (r1, r2) = byteop16p(r3: 2, r1: 0);
- BYTEOP16M Quad 8-bit Subtract
 (r1, r2) = byteop16m(r3: 2, r1: 0);
- SAA Quad 8-Bit Subtr-Absolute-Accumulate saa(r1: 0, r3: 2);
- BYTEOP1P Quad 8-Bit Average (Byte)



Instruction Set – Vector Ops

- Blackfin cores can perform simultaneous operations on multiple 16-bit values.
- Vector Add / Subtract

```
r6 = r4 + | + r5;

r0 = r2 + | - r1;
```

Vector Search

```
(r1, r0) = search r2(LE); /* Less Eq */
```

Vector Compare/Select

```
r5 = vit_max(r3, r2)(asl);
```



Instruction Set – Parallel Issue

Parallel Issue Syntax

```
32-bit ALU/MAC inst || 16-bit inst || 16-bit inst,

saa (r1:0, r3:2) || r0=[i 0++] || r2=[i 1++];

32-bit ALU/MAC inst || 16-bit inst,

r6=(a0+=r3. h*r2. h) (fu) || i 2-=m0;

32-bit NOP || 16-bit inst || 16-bit inst,

mnop || r1 = [i 0++] || r3 = [i 1++];
```



Instruction Set - Interrupts

- Interrupts use supervisory mode
- STI Enable Interrupts
- CLI Disable Interrupts
- SSYNC System Synchronize
 - Forces all speculative and transient states to complete
- EXCPT Force Exception
 - Used by applications for operating system calls



Instruction Set -Cache Control

- PREFETCH Data cache prefetch prefetch [p2];
- FLUSH Data cache flush fl ush [p2++];
- FLUSHINV Data cache invalidate fl ushi nv [p2];
- IFLUSH Instruction cache flush i fl ush [p4];



Instruction Set - Encoding

- Frequently used control instructions are generally encoded in 16 bit.
- Arithmetic instructions are encoded in 16 or 32 bits depending on the arguments.
- Signal processing instructions are generally encoded as 32-bit values.
- Multi-issue 64-bit packets (VLIW) support up to one 32-bit and two 16-bit instructions.



Instruction Set – Code Sample

```
// Portion of ADI Speech Audio code sample
__divfr_16 : // Signed fractional division of
             // 32bit numerator and 16b denominator
    P0 = 15;
    DI VS(RO, R1);
    LOOP . DIV_LP LCO = PO;
    LOOP_BEGIN . DIV_LP;
    DI VQ(RO, R1);
    LOOP_END . DIV_LP;
    RO = RO.L(X);
    RTS;
divfr 16. end:
```




Instruction Set – Code Sample

```
bpsk: // Portion of ADI QAM (Quadrature Amplitude Modulation) code sample
  L0 = 0;
   10 = R1:
            // Address of input bitstream in IO
                      // counter
   P1 = R0:
           // address of output bitstream in PO
  P0 = R2:
  P2 = 16(Z); // inner loop counter
                       // Symbol for bit '0' in bitstream
   R3 = -1:
   RO. L = W[IO++];
   LSETUP(OUT LOOP START, OUT LOOP END) LCO = P1 >> 1; // Load N/2
OUT LOOP START:
       LSETUP(IN LOOP START, IN LOOP END) LC1 = P2;
IN LOOP START:
           CC = BITTST(RO, 0); // Test the last bit
           R2 = 1(Z);
           IF !CC R2 = R3;  // If bit is zero output -1 else 1
I N_LOOP_END:
           RO = RO >> 1 \mid \mid B[PO++] = R2;
OUT LOOP END:
       RO. L = W[IO++];
   RTS:
   NOP:
```





BF533 Block Diagram





Blackfin Core







Processor

- Architecture Overview
 - Load/Store architecture
 - Two fixed point data paths
 - Two 40-bit ALUs, two 16x16 multipliers (MACs)
 - Four 8-bit video ALUs and a barrel shifter
 - 32-bit RISC Instruction Set w/3 issue VLIW
 - SIMD (Single Instruction, Multiple Data)
 - Can use two ALUs or two MACs in parallel
 - Can't use one ALU and one MAC in parallel



Processor – Bus Hierarchy

- Core Clock (CCLK) Domain
 - IDB L1 Instruction (64-bit)
 - LD0 Load Data 0 (32-bit)
 - LD1 Load Data 1 (32-bit)
 - SD Store Data (32-bit)




Processor – Bus Hierarchy

- System Clock (SCLK) Domain
 - DCB DMA Core Bus
 - DAB DMA Access Bus
 - DEB DMA External Bus
 - PAB Peripheral Access Bus
 - EAB External Access Bus
 - EPB External Port Bus (16-bit)



BF561 Dual Core Block Diagram



Processor – Operating Modes

Oper. Mode	Power Savings	PLL Status Bypass		CCLK	SCLK	DMA Allowed
Full On	None	Enabled	No	Enabled	Enabled	L1
Active	Medium	Enabled	Yes	Enabled	Enabled	L1
Sleep	High	Enabled	No	Disabled	Enabled	-
Deep Sleep	Maximum	Disabled	-	Disabled	Disabled	-



Processor – Mode Change

 To change frequency, write a new multiplier value to the appropriate system control register. After a stabilization time, the DSP can issue a command to reduce the core voltage. When the DSP receives the appropriate handshake from the power management chip, instructions can start executing at the new frequency and voltage.

```
CLI R2; /* disable interrupts, copy IMASK to R2 */
R1. L = 0x3F00; /* set BYPASS bit */
W[P0] = R1; /* and write to PLL_CTL */
IDLE; /* drain pipeline, enter idle, wait for PLL wakeup*/
STI R2; /* after PLL wakeup, restore intr and IMASK */
... /* processor is now in Active mode */
```

Processor Pipeline

Pipeline Stage	Description				
IF1 – Instruction Fetch 1	Starts instruction memory access				
IF2 – Instruction Fetch 2	Intermediate memory pipeline				
IF3 – Instruction Fetch 3	Finishes L1 instruction memory access				
DEC – Instruction Decode	Aligns instruction, starts instruction decode, and accesses Pointer register file				
AC – Address Calculation	Calculates data addresses and branch target address				
EX1 – Execute 1	Starts access of data memory				
EX2 – Execute 2	Reads register file				
EX3 – Execute 3	Finishes access of data memory and starts execution of dual cycle instructions				
EX4 – Execute 4	Executes single-cycle instructions				
WB – Write Back	Writes states to Data and Pointer Register Files and processes events				



Processor Pipeline

- 10-stage fully interlocked pipeline
 - All data hazards hidden from the programmer
 - Stalls when necessary
- Static branch prediction on conditional branches

IF1	IF2	IF3	DEC	AC	EX1	EX2	EX3	EX4	WB	
	IF1	IF2	IF3	DEC	AC	EX1	EX2	EX3	EX4	WB



Memory

- Flat 32-bit (4 GB) address range
- Supports access of 8, 16 and 32 bit data
- External Bus Interface Unit (EBIU) interfaces to external memories without additional controllers.
 - PC100 and PC133 Synchronous DRAM (SDRAM)
 - Asynchronous SRAM, ROM, FIFOs, flash memory



Memory

- Hierarchical memory model
 - Level 1 (L1) on chip, faster
 - Separate instruction / data memories
 - 4-way set associative instruction cache
 - 64-bit data cache with fill/victim access
 - Level 2 (L2) off-chip, longer latencies
 - External off-chip, slower
 - Memory-mapped registers (MMRs)
 - Boot Read-Only Memory (ROM)

Memory

Memory Type	BF531	BF532	BF533
Instruction SRAM or Cache	16 KB	16 KB	16 KB
Instruction SRAM	16 KB	32 KB	64 KB
Data SRAM or Cache	16 KB	32 KB	32 KB
Data SRAM	-	_	32 KB
Data Scratchpad SRAM	4 KB	4 KB	4 KB
Total	84 KB	116 KB	148 KB



UIUC CS 433

BF533 Memory Map

0xFFE0 0000	Core MMR	
	System MMR	
0xFFC0 0000	Reserved	
0xFFB0 1000	Scratchpad SRAM	
0xFFB0 0000	Reserved	
0xFFA1 4000	Instruction SRAM/cache	
0xFFA1 0000	Instruction SRAM	
0xFFA0 C000	Instruction SRAM	
0xFFA0 8000	Instruction SRAM	Internal
0xFFA0 0000	Reserved	Memory
0xFF90 8000	Data Bank B SRAM/cache	Wichiory
0xFF90 4000	Data Bank B SRAM	
0xFF90 0000	Reserved	
0xFF80 8000	Data Bank A SRAM/cache	
0xFF80 4000	Data Bank A SRAM	
0xFF80 0000	Reserved	
0xEF00 0000	Reserved	
0x2040 0000	Async Bank 3	
0x2030 0000	Async Bank 2	
0x2020 0000	Async Bank 1	External
0x2010 0000	Async Bank 0	Memory
0x2000 0000	Reserved	
0x0800 0000	SDRAM	
0x0000 0000 Copyright 2	005 University of Illinois	



Peripherals

- Parallel Peripheral Interface (PPI)
 - Half-duplex, bidirectional port accommodating up to 16 bits of data.
- Timers
 - Three general-purpose timers, one core timer and one watchdog timer.
- Real-Time Clock (RTC)
 - Digital watch features: time of day, alarm, and stopwatch countdown




Peripherals

- Synchronous serial ports (SPORTs)
 - Synchronous serial data transfer
- Universal Asynchronous Receiver/ Transmitter (UART)
 - Supports the half-duplex IrDA® (Infrared Data Association) protocol
- External Bus Interface Unit (EBIU)
 - Glueless interfaces to external memories



Physical Packaging

- Single core processors
 - 160-lead MiniBGA
 - 176-lead LQFP
 - 169-lead PBGA
- Dual core processors
 - 256-lead MiniBGA
 - 297-lead PBGA



160-Lead Chip Scale Ball Grid Array (CSPBGA)

12 mm x 12 mm (144 mm²)



Physical Packaging - Pinouts

Pin Name	I/O	Function	Pin Name	I/O	Function	
Memory Interface			Synchronous Memory Control			
ADDR19-1	0	Address Bus	/SRAS	0	Row Address Strobe	
DATA15-0	I/O	Data Bus	/SCAS	0	Column Address Strobe	
/ABE1-0	0	Bytes enables	/SWE	0	Write Enable	
/BR	I	Bus Request	SCKE	0	Clock Enable	
/BG	0	Bus Grant	CLKOUT	0	Clock Output	
/BGH	0	Bus Grant Hang	SA10	0	A10 Pin	
Asynchronous Memory Control		/SMS	0	Bank Select		
/AMS3-0	0	Bank Select	Timers			
ARDY	ı	Hardware Ready Control	TMR0	I/O	Timer 0	
/AOE	0	Output Enable	TMR1	I/O	Timer 1/PPI FrameSync 1	
/ARE	0	Read Enable	TMR2	I/O	Timer 2/PPI FrameSync 2	
/AWE	0	Write Enable	NOTE: / on pin name (NEG) implies active LOW.			



Software Tools

- ADI VisualDSP++
 - Integrated Development and Debugging Environment (IDDE)
- Green Hills MULTI® IDE
- GNU compiler (gcc) and debugger (gdb)
- uClinux for Blackfin
 - Microcontroller port of Linux 2.6 kernel
 - Blackfin Stamp PCB hardware reference design
 - Boots from flash memory



Applications

- AeroStream Software Defined Radio (SDR)
 - Low cost, low power digital radio. High audio quality. Plans to add video and MPEG.
- Roku SoundBridge
 - Low cost, low power network music player.
 Streams digital music from a computer to a stereo system. Supports Ethernet or WiFi connections.
- SpotCell Adaptive PCS/Cellular Repeater
 - Improves cell phone coverage in buildings, and warehouses with concrete and metal construction.



Applications

- AuthenTec FingerLoc
 - Embedded fingerprint matching system used in biometric systems.
- AValon RF Miniature Wireless System
 - Carries one-way video, alarm, and telemetry, two-way audio and data, and cover frequencies from 56 MHz to 2.5 GHz. Used by military, government, private industry, and consumers.



Applications

ADI Car Telematics Platform

 Single-chip, software programmable platform based on the Blackfin DSP that can function as navigation, communication and entertainment system. Combines global positioning satellite (GPS) tracking and wirelessbased services with voice activated control. Includes Java™ support.

ADI Blackfin BRAVO Broadband Videophone

 Chipset based on the Blackfin DSP delivers audio, streaming video, networked videophone capabilities with MPEG4/MPEG2/DivX/WMV9 30 fps full color, full motion video in CIF resolution over broadband networks.



Roadmap for Future Releases

- Third Generation (2005-2006) will offer increased speed, power efficiency and lower costs. New peripherals will include integrated USB 2.0, 10/100 Ethernet and CAN.
 - BF566 Dual core, Ethernet, 4xPPI, 6xSerial
 - BF563 Dual core, USB 2.0, 2xPPI, 4xSerial
 - BF539 Single core, 10xSerial, CAN
 - BF536 Single core, Ethernet, 5xSerial, CAN
 - BF534 Single core, 5xSerial, CAN, 48xGPIO



Resources

- Analog Devices Blackfin home page http://analog.com/processors/processors/blackfin/
- Blackfin user forum http://blackfin.org/
- Microcontroller Linux (uClinux) for Blackfin http://blackfin.uclinux.org/