Learning-based Predictions for EDA Shift-left Paradigm

Linyu Zhu, Xinfei Guo Shanghai Jiao Tong University, Shanghai

Overview This Dissertation Why shift Left in EDA? **Previous Solutions** Shift left in Logic Synthesis Time to market pressure. Industry Tools. Shift left in single corner Timing Signoff • ML based timing, power prediction. Cost increases exponentially. Shift left in multi corners Timing Chips become more complex in general. Do optimization in previous stage. **Signoff** New technology nodes introduce "new **bmc** surprises". **Software Development Lifecycle** Cost of Developing New Products Single Shell **Traditional** - Gate delay (fanout-of-4) Phase 1: Phase 2: Phase 4: Feasibility Software Global with repeaters SYNTH Analysis **PLACE** Implementation process **CLOCK** ROUTE 30% faster TAT Backend ••• RTL-preCTS vs To Signoff To Signoff Process technology node (nm)

Shift left in Logic Synthesis [ICCD '23]




Digital Twin + Integration

Shift left in single corner Timing Signoff [ICCAD '24, AICAS '23]



- Each stage of EDA flow could be formulated as search problem.
- Employ A* inform search, we apply each node an inform value T(n).
- T(n)=total slack given by current stage (mirroring the cost-so-far to reach node) + total slack changed after P&R (estimated cost-togo from current node). Table II: Feature list for NLP-based timing prediction

Feature



Test Setup

MAE

- Open-source 45nm.
- Table V: Comparison of prediction accuracy (best \mathbb{R}^2 from each work)
- Open-source Tools.
- Open-source Designs.

Slack (ns)

MSE

ME

MICPRO22 [7] (MPNN Model) ICCAD22 [5] TCAD22 [6] 0.790.870.91

Delay (ns)

 \mathbf{ME}

MSE

EVS MedianAE

Gate Features

Size (Type)

Results

Table IV: Predicted slack and delay on benchmark designs with the proposed NLP-based model

EVS MedianAE MAE

AES	0.016	0.992	0.0005	0.078	0.9923	0.0118	0.012	0.994 0	.0003 0.0627	0.994	0.0089
gcd	0.0025	0.9988	1.157e-5	0.0117	0.9989	0.0021	0.0018	0.9986 5	.09e-6 0.0046	0.9986	0.0014
TinyRocke	et 0.0264	0.9959	0.0013	0.169	0.9959	0.0189	0.023	0.9954 0	.0012 0.1616	0.9954	0.0135
ibex	0.018	0.9977	0.0009	0.2699	0.9977	0.01	0.0156	0.9976 0	.0007 0.1467	0.9976	0.0067
jpeg	0.0319	0.979	0.0024	0.211	0.9794	0.0163	0.0284	0.9751 0	.0022 0.2349	0.9752	0.0118
Average	0.03	0.9947	0.0017	0.241	0.9947	0.0213	0.0262		.0015 0.244	0.996	0.0165
2 D Clage	- Constant	0,2217	OIO OII	DDPA		0.0215	0.0202	01330 0	NPAS	01220	0.0102
Search Layer	Design (clk in ns)	TNS (ns)	WNS (ns)	Design Area (u		%) Power (mW	TNS (ns)	Worst Slack (ns		Utilization (%)	Power (mW
Search Layer	gcd (clk=0.45)	-2.33	-0.131	722	20%	21.7	-2.457	-0.131	738	21%	22.5
5 -	dynamic node (clk=1.		-0.131	29856	16%	39.3	-2.437	-0.131	29559	16%	38.8
	AES (clk=0.9)	-0.134	-0.139	25256	8%	66.7	-1.096	-0.131	23318	8%	57.9
	gcd (clk=0.5)	-1.181	-0.077	736	21%	19.7	-1.238	-0.085	770	22%	20.9
	APU (clk=1.0)	-1.175	-0.07	6652	9%	9.11	-2.227	-0.173	6345	8%	9.36
	BM64 (clk=2.0)	0	0.074	29321	3%	22.8	-0.842	-0.061	31067	3%	26.7
	picorv32 (clk=1.1)	0	0.009	21295	9%	27.1	-9.291	-0.545	20839	9%	28.1
	PPU (clk=1.0)	-124.512	-0.427	31912	3%	38.1	-523.987	-0.402	30239	3%	36.4
	salsa20 (clk=1.0)	-441.337	-1.254	53057	6%	121	-702.678	-1.137	50978	5%	116
	usb2p0 core (clk=0.6	5) 0	0.029	2425	1%	7.27	-0.008	-0.008	2413	1%	7.38
	wbqspiflash (clk=1.0	0	0.03	4961	2%	31.6	-0.325	-0.036	4648	2%	35.6
	xtea (clk=1.0)	-8.301	-0.285	6032	3%	17.7	-11.034	-0.289	6339	3%	18.8
	yhuff (clk=1.0)	-25.818	-0.187	31346	14%	34.1	-4960.321	-3.676	27882	12%	36.8
	dynamic node (clk=1	.1) 0	0.08	29752	16%	30.7	0	-0.043	29541	16%	30.5
10	gcd (clk=0.45)	-2.33	-0.129	722	20%	21.7	-2.457	-0.131	738	21%	22.5
	dynamic node (clk=1	.0) -0.028	-0.011	29856	16%	33.9	-4.82	-0.131	29559	16%	38.0
	AES (clk=0.9)	-0.136	-0.036	24754	8%	66.8	-0.266	-0.04	23251	8%	64.1
	gcd (clk=0.5)	-1.089	-0.073	736	21%	18.7	-1.238	-0.085	770	22%	20.9
	APU (clk=1.0)	-1.175	-0.07	6652	9%	9.11	-1.565	-0.119	6538	8%	9.33
	BM64 (clk=2.0)	0	0.074	29321	3%	22.8	-0.842	-0.061	31067	3%	26.7
	picorv32 (clk=1.1)		0.013	21271	9%	27.2	0	0.099	20557	9%	26.7
	PPU (clk=1.0)	-124.512	-0.427	31912	3%	38.1	-523.987	-0.402	30239	3%	36.4
	salsa20 (clk=1.0)	-213.155	-0.969	53057	6%	103	-702.678	-1.137	50978	5%	116
	usb2p0 core (clk=0.6		0.029	2425	1%	7.27	-0.008	-0.008	2413	1%	7.38
	wbqspiflash (clk=1.0		0.03	4961	2%	31.6	-0.154	-0.019	4666	2%	36.6
	xtea (clk=1.0)	-8.301	-0.285	6032	3%	17.7	-11.034	-0.289	6339	3%	18.8
	yhuff (clk=1.0)	-25.818	-0.187	31346	14%	34.1	-4960.321	-3.676	27882	12%	36.8
	dynamic node (clk=1	.1) 0	0.099	29541	16%	30.6	-0.019	-0.019	29752	16%	35.6

Main Idea

- Timing Signoff Challenges: High runtime, Many ECO iterations.
- From RC Network to RC Graph.

ECO

c₀ c₁ ... c_{N-1}

PVT Corners Cell .lib

Many Iterations

