



# GaN OBC SW User Document

Document Version : 265

Document Owner : Manish Bhardwaj

**TI Information - Selective Disclosure**

**Copyright ©2025 Texas Instruments Incorporated**



- Sensing Scheme
  - TPLPFC\_VAC
  - TTPLPFC\_VAC\_L/N
  - TTPLPFC\_IAC\_PH1/PH2
  - TTPLPFC\_VBUS
- ADC Sampling scheme on F2838x
- ADC Sampling Structure
- ISR Structure
- PFC
  - Labs
    - Lab 1
      - Lab 1 - Check 1
      - Lab 1 - Check 2
      - Lab 1 - Check 3
      - Lab 1 - Check 4
      - Lab 1 - Check 5
      - Lab1 - Check 6
      - Lab1 - Check 7
      - Lab1 - Check 8
      - Lab1 - Check 9
    - Lab2
      - Lab2 - Check 1
    - Lab 3
  - CLLLC
    - Rogowski Coil Active Sync Rect
      - Rogowski coil polarity change



- Transformer Polarity Change
- Adding More Filtering on CLLLC GaN Fault Signals
- [Labs](#)
  - [Lab 1](#)
    - [Lab1 - Check 1 \(ISRs\)](#)
    - [Lab1 - Check 2 \(ADCs\)](#)
    - [Lab1 - Check 3 \(PWMs\)](#)
    - [Lab1 - Check 4 \(Board Protection\)](#)
    - [Lab1 - Check 5 \(GPIOs\)](#)
  - [Lab 2](#)
- [PFC+ CLLLC](#)
  - Device Usage Information



## 1 Hardware Required

<https://www.ti.com/tool/TMDSCNCD28388D>

Note some control cards for RevA have 25MHz crystal and some have 20MHz crystal, there is no way to tell this otherwise. Rev B are all 25MHz.

An error checking routine is included in the code to make sure you are not able to run the code at an incorrect clock.

The crystal value is defined in the device.h file

```
#define USE_20MHZ_XTAL
```

Make sure the **SW3 and SW4 are pointing to the left.**

### 3 Pin & Peripheral Usage Mapping

	Peripheral	Description	HSEC Pin Number	F2838x	F28003x	F28P65x
SYSTEM ISR Trigger	ECAP	Used to decouple the freq of PFC from ISR allows to do spread spectrum on the PFC freq if need be	NA	<b>ECAP1</b>	ECAP1	ECAP1
CLLLC_CONTROL_OUTPUT_DAC_PIN	DAC		14	<b>DACC</b>	<b>DACA?</b>	DACC



CLLLC_PRIM_LEG1_H/L	EPWM		49, 51	EPWM1 (A/B)	EPWM1 (A/B)	EPWM1 (A/B)
CLLLC_PRIM_LEG2_H/L	EPWM		53, 55	EPWM2 (A/B)	EPWM2 (A/B)	EPWM2 (A/B)
CLLLC_SEC_LEG1_H/L	EPWM		50, 52	EPWM3 (A/B)	EPWM3 (A/B)	EPWM3 (A/B)
CLLLC_SEC_LEG2_H/L	EPWM		54, 56	EPWM4 (A/B)	EPWM4 (A/B)	EPWM4 (A/B)
CLLLC_FAULTn	GPIO		74	GPIO-23 → INPUTXBAR2	GPIO-23 → INPUTXBAR2	GPIO-23 → INPUTXBAR2
CLLLC_LC_CHANGE	GPIO		62	GPIO-14	GPIO-14	GPIO-14
CLLLC_SEC_SIDE_DIAG	GPIO		80	GPIO-30	GPIO-30	GPIO-30
TTPLPFC_LOW_FREQ_H/L	EPWM		57, 59	EPWM5 (A/B)	EPWM5 (A/B)	EPWM5 (A/B)
TTPLPFC_HIGH_FREQ_PH1_H/L	EPWM		61, 63	EPWM6 (A/B)	EPWM6 (A/B)	EPWM6 (A/B)



TTPLPFC_HIGH_FREQ_PH2_H/L	EPWM		58, 60	EPWM7 (A/B) (GPIO12/GPIO13)	EPWM7 (A/B)	EPWM7 (A/B)
TTPLPFC_FAULTn	GPIO		72	GPIO-22 → INPUTXBAR1	GPIO-22 → INPUTXBAR1	GPIO-22 → INPUTXBAR1
TTPLPFC_INRUSH_RELAY_CTRL	GPIO		64	GPIO-15	GPIO-15	GPIO-15
ACTIVE_EMI_INJ_PU_PULSE	OUTPUTXBAR/ CLBXBAR		67	GPIO16 → OUTPUTXBAR7	GPIO16 → OUTPUTXBAR7	GPIO16 → OUTPUTXBAR7
ACTIVE_EMI_INJ_PD_PULSE	OUTPUTXBAR/ CLBXBAR		69	GPIO17 → OUTPUTXBAR8	GPIO17 → OUTPUTXBAR8	GPIO17 → OUTPUTXBAR8
ACTIVE_EMI_RESET	OUTPUTXBAR/ CLBXBAR		87	GPIO33 → CLB_OUTPUTXBAR2	GPIO33 → CLB_OUTPUTXBAR2	GPIO33 → CLB_OUTPUTXBAR2



ACTIVE_EMI_ADC_SOC	OUTPUTXBAR/ CLBXBAR		122	GPIO36 → CLB_OUTPUTXBAR5 → Looped back into INPUTXBAR5	null	null
ERRORSTS <sub>n</sub>	GPIO		102	NA	GPIO55	GPIO55
CANTX/CANRX	CAN		68,70	GPIO20/21	<b>NO CAN function GPIO20/21</b>	
SYSTEM_WATCHDOG_OUT	GPIO/SPI		75, 77, 79, 81	GPIO24	GPIO24	GPIO24
SYSTEM_WATCHDOG_DISABLE				GPIO25	GPIO25(Resistor option)	GPIO25(Resistor option)
SYSTEM_PMIC_SPI (resv)				GPIO26	GPIO26(Resistor option)	GPIO26(Resistor option)
SYSTEM_PMIC_SPI (resv)				GPIO27	GPIO27(Resistor option)	GPIO27(Resistor option)
SYSTEM_DISABLE_FET_SUPPLY	GPIO		85	GPIO32	GPIO32	GPIO32



SYSTEM_TEMP_MUX_OUT1 SYSTEM_TEMP_MUX_OUT2	ECAP		91 96	GPIO41 -> <b>ECAP4</b> → INPUTXBAR3 GPIO99 -> <b>ECAP5</b> → INPUTXBAR4	GPIO41 -> <b>ECAP2</b> → INPUTXBAR3  <b>GPIO60</b> -> <b>ECAP3</b> → INPUTXBAR4	GPIO41 -> <b>ECAP4</b> → INPUTXBAR3  <b>GPIO99</b> -> <b>ECAP5</b> → INPUTXBAR4
SYSTEM_TEMP_MUX_SEL_1-3	GPIO		93, 94, 95	GPIO96, GPIO97, GPIO98	<b>GPIO47</b>  <b>GPIO58</b>  <b>GPIO59</b>	<b>GPIO96</b>  <b>GPIO97</b>  <b>GPIO98</b>



SYSTEM_PROFILING1	ECAP		89 92 <b>127/10 1</b>	(In the combined project we will have to choose whether to profile CLLLC code or TTPLPFC )	<b>GPIO40 (HSEC89)</b>	GPIO40 (HSEC89)
SYSTEM_PROFILING2					<b>GPIO44 (HSEC92)</b>	<b>GPIO45 (HSEC92)</b>
SYSTEM_PROFILING3					<b>GPIO49 (HSEC101)</b>	GPIO49 (HSEC101)



CLLLC_GAN_OC_PRIM_LEG1_H	GPIO Inputs		99	GPIO48 → CLBINPUTXBAR1		
CLLLC_GAN_OC_PRIM_LEG1_L			107	GPIO52 → CLBINPUTXBAR2		
CLLLC_GAN_OC_PRIM_LEG2_H			109	GPIO53 → CLBINPUTXBAR3		
CLLLC_GAN_OC_PRIM_LEG2_L			100	GPIO54 → CLBINPUTXBAR4		
CLLLC_GAN_OC_SEC_LEG1_H			104	GPIO56 → CLBINPUTXBAR5 -Option 1 for OC pin		
CLLLC_GAN_OC_SEC_LEG1_L			106			
CLLLC_GAN_OC_SEC_LEG2_H			108	GPIO57 → CLBINPUTXBAR6 -Option3 for OC pin		
CLLLC_GAN_OC_SEC_LEG2_L			110	GPIO58 → CLBINPUTXBAR7 -Option 1 for OC pin  GPIO59 → CLBINPUTXBAR8 -Option3 for OC pin)		



TTPLPFC_GAN_OC_HIGH_FREQ_P H1_H	GPIO		88	GPIO39	<b>GPIO37</b> (Resistor option-TDI) <b>GPIO35</b> (Resistor option-TDO) GPIO18 ( <b>Switch</b> option, xtal or GPIO) GPIO19 ( <b>Switch</b> option, xtal or GPIO)	GPIO39 GPIO125 GPIO18 GPIO35
TTPLPFC_GAN_OC_HIGH_FREQ_P H1_L			90	GPIO125		
TTPLPFC_GAN_OC_HIGH_FREQ_P H2_H			71	GPIO18		
TTPLPFC_GAN_OC_HIGH_FREQ_P H2_L			73	GPIO19		
<b>Not implemented on either device</b>						
CLLLC_GANFAULTn_GPIO	GPIO		74	GPIO23	GPIO23	GPIO23
FSI_TX_D0	FSI	For ETAS tool	101	GPIO-49/FSITXA_D0	GPIO-49/FSITXA_D0	
FSI_TX_D1			103	GPIO-50/FSITXA_D1	GPIO-50/FSITXA_D1	
FSI_TX_CLK			105	GPIO-51/FSITXA_CLK	GPIO-51/FSITXA_CLK	



CLLLC_ACTIVE_SYNC_RECT_DEBU G1	OUTPUTXBAR/ GPIO		125 126	GPIO-60 → OUTPUTXBAR 3 (CMSS) GPIO-61 → OUTPUTXBAR 4 (CMSS)	Null	Null
LED1 LED2	GPIO	LED Toggle - General Purpose  LED - SFRA GUI	82 86	GPIO-31 → LED1  GPIO-34 → LED2 (SFRA)	GPIO-31 → LED1  GPIO-34 → LED2 (SFRA)	GPIO-31 → LED1  GPIO-34 → LED2 (SFRA)

## 4 GaN Compatibility

<b>Functional Pin</b>	<b>Test Pin</b>	<b>F2838x</b>			<b>F28003x</b>
GPIO0		-	CLB1		CLB_OUTPUTXBAR8
GPIO1		-			CLB_OUTPUTXBAR7
GPIO2		OUTPUTXBAR1	CLB2		OUTPUTXBAR1
GPIO3		OUTPUTXBAR2			OUTPUTXBAR2
GPIO4	None(output same as GPIO24)	OUTPUTXBAR3  (XBAR conflict, need CLB 3 override output on PWM3A)	CLB3	CLB5	CLB_OUTPUTXBAR6/ OUTPUTXBAR3
GPIO5	GPIO11 (63)	OUTPUTXBAR3			CLB_OUTPUTXBAR5/ OUTPUTXBAR3



Functional Pin	Test Pin	F2838x			F28003x
GPIO6	GPIO24(75)	OUTPUTXBAR4	CLB4		CLB_OUTPUTXBAR8/ OUTPUTXBAR4
GPIO7	GPIO31(82)	OUTPUTXBAR5			CLB_OUTPUTXBAR2/ OUTPUTXBAR5

CLB 6, 7 and 8 for Active EMI

ACTIVE_EMI_INJ_PU_PULSE	OUTPUTXBAR/ CLBXBAR	67	GPIO16 → OUTPUTXBAR7, CLB 8 OUTPUT 5	
ACTIVE_EMI_INJ_PD_PULSE	OUTPUTXBAR/ CLBXBAR	69	GPIO17 → OUTPUTXBAR8, CLB 8 OUTPUT 4	
ACTIVE_EMI_RESET	OUTPUTXBAR/ CLBXBAR	87	GPIO33 → CLB_OUTPUTXBAR2, CLB6 OUTPUT 4	




ACTIVE_EMI_ADC_SOC	OUTPUTXBAR/ CLBXBAR		122	GPIO36 → CLB_OUTPUTXBAR5 → Looped back into INPUTXBAR , CLB6 OUTPUT 4
--------------------	------------------------	--	-----	--------------------------------------------------------------------------




## 5 Protection Scheme

### *TTPLPFC\_setupBoardProtection()*



### *CLLLC\_setupBoardProtection()*





TTPLPFC\_FAULTn comes to INPUT XBAR 1

EPWM\_TRIP8 is used to trip TTPLPFC

CLLLC\_FAULTn comes to INPUT XBAR 2


EPWM\_TRIP4/5/7 are used by CLLLC, where TRIP4 is for over current trip/ fault trip etc and TRIP5/7 lines are used for active synchronous rectification

## 6 Sensing Scheme

(Also see GaN OBC SensingGain Worksheet.xlsx)

### 6.1 TPLPFC\_VAC

Sampling Rate: Fast (need to sample every cycle due to ZCD management)






<b>TTPLPFC_VAC</b>			
Ra	1095000	Ohms	
Rb	3480	Ohms	
Resistor Divider Gain	0.003178082		
Offset	1.65	Volts	
<b>TTPLPFC_VAC_MAX_SENSE</b>	519.1810345	Volts	
Rf	19.6	Ohms	
Cf	100	nF	
Fc	81242.68816	Hz	

### 6.1.1 TTPLPFC\_VAC\_L/N

(redundant sensing for Vac, future proofing for safety goals)



TTPLPFC_VAC_L/N			
Ra	1095000	Ohms	


Rb	7150	Ohms	
Resistor Divider Gain	0.00648732		
Opamp Gain	1		
<b>TTPLPFC_VAC_L_N_MAX_SENSE</b>	508.6846154	Volts	
C	0.45	nF	
Fc	49490.49535	Hz	

## 6.2 TTPLPFC\_IAC\_PH1/PH2

Using Allegro [ACS733KLATR-40AB-T](#)

(Supply Allegro device with 3.3V rail (33mA is the consumption of the device),

Current going into the inductor from the AC side is positive




**TTPLPFC\_IAC\_PH1/2, ACS733KLATR-40AB-T**

Optimized Range	<b>40</b>	<b>Amps</b>
Sensitivity	33	mV/A
Full Range	50	Irms
Re	10000	Ohms
Rf	16500	Ohms
<b>TTPLPFC_IAC_MAX_SENSE</b>	30.3030303	Amps
Rfltr	20	Ohms
Cfltr	100	nF

Cut off	79617.83439	Hz	
---------	-------------	----	--

### 6.3 TTPLPFC\_VBUS





<b>TTPLPFC_VBUS</b>			
Ra	1095000	Ohms	
Rb	7150	Ohms	
Resistor Divider Gain	0.00648732		
<b>TTPLPFC_VBUS_MAX_SENSE</b>	508.6846154	<b>Volts</b>	
<b>ADC pre filter</b>			
Rf	10	Ohms	
Cf	100	nF	
Fc	159235.6688	Hz	
<b>Input Aliasing Filter</b>			



C	470	pF	
Aliasing cutt off	47384.51682	Hz	

## 7 ADC Sampling scheme on F2838x

	<b>ADC-A</b>	<b>ADC-B</b>	<b>ADC-C</b>	<b>ADC-D</b>
<b>Highest Priority Signals</b> <b>(120kHz/</b> <b>Oversampled 240kHz (2x for PFC current)</b> <b>Oversampled 960kHz (8x for CLLLC)</b>	<p>TTPLPFC_IAC_PH1 (A2, <b>CMPSS1</b>)</p> <p><b>SOC0</b> → <b>ADC_TRIGGER_EPWM6_SOCA,</b> <b>SOC1</b> → <b>ADC_TRIGGER_EPWM6_SOCB</b></p>	<p>TTPLPFC_IAC_PH2 (B2, <b>CMPSS3</b>)</p> <p><b>SOC0</b> → <b>ADC_TRIGGER_EPWM6_SOCA,</b> <b>SOC1</b> → <b>ADC_TRIGGER_EPWM6_SOCB,</b></p>	<p>TTPLPFC_VAC (C5)</p> <p><b>SOC0</b> → <b>ADC_TRIGGER_EPWM6_SOCA,</b> <b>SOC1</b> → <b>ADC_TRIGGER_EPWM6_SOCB,</b></p>	<p>CLLLC_IPRIM (D2, <b>CMPSS8</b>)</p> <p><b>SOC0</b></p>

CLLLC_ISEC  (A4, <b>CMPSS2</b> )  <b>ISEC1 → SOC2 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>ISEC2 → SOC3 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>ISEC3 → SOC4 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>ISEC4 → SOC5 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>ISEC5 → SOC6 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>ISEC6 → SOC7 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>ISEC7 → SOC8 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>ISEC8 → SOC9 → ADC_TRIGGER_EPWM6_SOCA</b>	TTPLPFC_VBUS / CLLLC_VBUS  (B3)  <b>VBUS1 → SOC2 → ADC_TRIGGER_EPWM6_SOCA,</b>  <b>VBUS2 → SOC3 → ADC_TRIGGER_EPWM6_SOCA,</b>  <b>VBUS3 → SOC4 → ADC_TRIGGER_EPWM6_SOCA,</b>  <b>VBUS4 → SOC5 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VBUS5 → SOC6 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VBUS6 → SOC7 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VBUS7 → SOC8 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VBUS8 → SOC9 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VBUS9 → SOC10 → ADC_TRIGGER_EPWM6_SOCA</b>	CLLLC_VSEC  (C2, <b>CMPSS6</b> )  <b>VSEC1 → SOC2 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VSEC2 → SOC3 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VSEC3 → SOC4 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VSEC4 → SOC5 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VSEC5 → SOC6 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VSEC6 → SOC7 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VSEC7 → SOC8 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VSEC8 → SOC9 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VSEC9 → SOC10 → ADC_TRIGGER_EPWM6_SOCA</b>	ACTIVE_EMI_SENSE  (D3)  <b>SOC1</b>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-------------------------------------------------

	<b>ISEC9 → SOC10 → ADC_TRIGGER_EPWM6_SOCB</b>  <b>ISEC10 → SOC11 → ADC_TRIGGER_EPWM6_SOCB</b>  <b>ISEC11 → SOC12 → ADC_TRIGGER_EPWM6_SOCB</b>  <b>ISEC12 → SOC13 → ADC_TRIGGER_EPWM6_SOCB</b>	<b>VBUS10 → SOC11 → ADC_TRIGGER_EPWM6_SOCB</b>  <b>VBUS11 → SOC12 → ADC_TRIGGER_EPWM6_SOCB</b>  <b>VBUS12 → SOC13 → ADC_TRIGGER_EPWM6_SOCB</b>	<b>VSEC10 → SOC11 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VSEC11 → SOC12 → ADC_TRIGGER_EPWM6_SOCA</b>  <b>VSEC12 → SOC13 → ADC_TRIGGER_EPWM6_SOCA</b>	
<b>Medium Frequency Sampling Signals (70kHz)</b>				
<b>Low-Frequency Sampling Signals (10kHz)</b>	TTPLPFC_VAC_L (A3)  <b>SOC14 → ADC_TRIGGER_CPU1_TINT2</b>	TTPLPFC_VAC_N (B1, DACOUTC)  <b>SOC10 → ADC_TRIGGER_CPU1_TINT2</b>	TTPLPFC_VBUS2 (ADCIN14, <b>CMPSS4</b> )  <b>SOC14 → ADC_TRIGGER_CPU1_TINT2</b>	

	SYSTEM_TEMP_1 (ADCIN15) <b>SOC15 → ADC_TRIGGER_CPU1_TI NT2</b>	SYSTEM_VREF_1_65 (B5) <b>SOC11 → ADC_TRIGGER_CPU1_TINT2</b>	CLLLC_VSEC (C2, <b>CMPSS6</b> ) <b>VSEC13 → SOC15 → ADC_TRIGGER_CPU1_TINT2</b> <i>Triggers ISR3 in combined project</i>	
<b>Not Sampled</b>	ACTIVE_EMI_INJ (DAC) (A0, DACOUTA)	CLLLC_IPRIM_TANK (CMPSS must, can share with ISEC) C4, <b>CMPSS5</b>		CLLLC_ISEC_TANK (CMPSS must, can share with ISEC) D0, <b>CMPSS7</b>

F28003x Sampling scheme(differences highlighted )

	<b>ADC-A</b>	<b>ADC-B</b>	<b>ADC-C</b>	<b>ADC-D</b>



<b>Highest Priority Signals</b> <b>(120kHz/</b> <b>Oversampled 240kHz (2x for PFC current)</b> <b>Oversampled 960kHz (8x for CLLC)</b>	TTPLPFC_IAC_PH1 (A2, CMPSS1) SOC0 → ADC_TRIGGER_EPWM6_SOCA, SOC1 → ADC_TRIGGER_EPWM6_SOCB	TTPLPFC_IAC_PH2 (B12, CMPSS3) SOC0 → ADC_TRIGGER_EPWM6_SOCA, SOC1 → ADC_TRIGGER_EPWM6_SOCB,	TTPLPFC_VAC (C7) SOC0 → ADC_TRIGGER_EPWM6_SOCA, SOC1 → ADC_TRIGGER_EPWM6_SOCB,	
-------------------------------------------------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------	--

CLLLC_ISEC  (A5, CMPSS2)  ISEC1 → SOC2 → ADC_TRIGGER_EPWM6_SOCA  ISEC2 → SOC3 → ADC_TRIGGER_EPWM6_SOCA  ISEC3 → SOC4 → ADC_TRIGGER_EPWM6_SOCA  ISEC4 → SOC5 → ADC_TRIGGER_EPWM6_SOCA  ISEC5 → SOC6 → ADC_TRIGGER_EPWM6_SOCA  ISEC6 → SOC7 → ADC_TRIGGER_EPWM6_SOCA  ISEC7 → SOC8 → ADC_TRIGGER_EPWM6_SOCA  ISEC8 → SOC9 → ADC_TRIGGER_EPWM6_SOCA	TTPLPFC_VBUS / CLLLC_VBUS  (B4)  VBUS1 → SOC2 → ADC_TRIGGER_EPWM6_SOCA,  VBUS2 → SOC3 → ADC_TRIGGER_EPWM6_SOCA,  VBUS3 → SOC4 → ADC_TRIGGER_EPWM7_SOCA,  VBUS4 → SOC5 → ADC_TRIGGER_EPWM7_SOCA  VBUS5 → SOC6 → ADC_TRIGGER_EPWM6_SOCA  VBUS6 → SOC7 → ADC_TRIGGER_EPWM6_SOCA  VBUS7 → SOC8 → ADC_TRIGGER_EPWM6_SOCA  VBUS8 → SOC9 → ADC_TRIGGER_EPWM6_SOCA  VBUS9 → SOC10 → ADC_TRIGGER_EPWM6_SOCA	CLLLC_VSEC  (C11, CMPSS2)  VSEC1 → SOC2 → ADC_TRIGGER_EPWM6_SOCA  VSEC2 → SOC3 → ADC_TRIGGER_EPWM6_SOCA  VSEC3 → SOC4 → ADC_TRIGGER_EPWM6_SOCA  VSEC4 → SOC5 → ADC_TRIGGER_EPWM6_SOCA  VSEC5 → SOC6 → ADC_TRIGGER_EPWM6_SOCA  VSEC6 → SOC7 → ADC_TRIGGER_EPWM6_SOCA  VSEC7 → SOC8 → ADC_TRIGGER_EPWM6_SOCA  VSEC8 → SOC9 → ADC_TRIGGER_EPWM6_SOCA  VSEC9 → SOC10 → ADC_TRIGGER_EPWM6_SOCA
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



	<p>ISEC9 → SOC10 → ADC_TRIGGER_EPWM6_SOCB</p> <p>ISEC10 → SOC11 → ADC_TRIGGER_EPWM6_SOCB</p> <p>ISEC11 → SOC12 → ADC_TRIGGER_EPWM6_SOCB</p> <p>ISEC12 → SOC13 → ADC_TRIGGER_EPWM6_SOCB</p> <p>Updated to 11x oversampling to allow for CLLLC_IPRIM sampling</p>	<p>VBUS10 → SOC11 → ADC_TRIGGER_EPWM6_SOCB</p> <p>VBUS11 → SOC12 → ADC_TRIGGER_EPWM6_SOCB</p> <p>VBUS12 → SOC13 → ADC_TRIGGER_EPWM6_SOCB</p>	<p>VSEC10 → SOC11 → ADC_TRIGGER_EPWM6_SOCA</p> <p>VSEC11 → SOC12 → ADC_TRIGGER_EPWM6_SOCA</p> <p>VSEC12 → SOC13 → ADC_TRIGGER_EPWM6_SOCA</p>	
	<p>CLLLC_IPRIM (A9, CMPSS2)</p> <p>SOC13</p>		<p>ACTIVE_EMI_SENSE (A14/B14/C4)</p> <p><b>SOC13 Not implemented?</b></p>	

<b>Medium Frequency Sampling Signals (70kHz)</b>				
<b>Low-Frequency Sampling Signals (10kHz)</b>	TTPLPFC_VAC_L (A4) SOC14 → ADC_TRIGGER_CPU1_TIN T2	TTPLPFC_VAC_N (B2, DACOUTC) SOC10 → ADC_TRIGGER_CPU1_TINT2	TTPLPFC_VBUS2 (C10, CMPSS2) SOC14 → ADC_TRIGGER_CPU1_TINT 2	
	SYSTEM_TEMP_1 (A11) SOC15 → ADC_TRIGGER_CPU1_TIN T2	SYSTEM_VREF_1_65 (B5) SOC11 → ADC_TRIGGER_CPU1_TINT2	CLLLC_VSEC (C11, CMPSS2) VSEC13 → SOC15 → ADC_TRIGGER_CPU1_TINT2 <i>Triggers ISR3 in combined project</i>	



<b>Not Sampled</b>	ACTIVE_EMI_INJ (DAC) (A0, DACOUTA)	CLLLC_IPRIM_TANK (CMPSS must, can share with ISEC)  <b>A7/C3, CMPSS4 (XBAR06/07)</b>  or  <b>A12/C5, CMPSS2(possibly jump to hsec38 EMI_sense CMPSS3 on A14)</b>	CLLLC_ISEC_TANK (CMPSS must, can share with ISEC)  <b>C1, CMPSS4</b>	
--------------------	---------------------------------------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-------------------------------------------------------------------------------	--

F28P65x Sampling scheme(differences highlighted )

	<b>ADC-A</b>	<b>ADC-B</b>	<b>ADC-C</b>	<b>ADC-D</b>



<b>Highest Priority Signals</b> <b>(120kHz/</b> <b>Oversampled 240kHz (2x for PFC current)</b> <b>Oversampled 960kHz (8x for CLLC)</b>	TTPLPFC_IAC_PH1 (A2, CMPSS1) SOC0 → ADC_TRIGGER_EPWM6_SOCA, SOC1 → ADC_TRIGGER_EPWM6_SOCB	TTPLPFC_IAC_PH2 (B2, CMPSS3) SOC0 → ADC_TRIGGER_EPWM6_SOCA, SOC1 → ADC_TRIGGER_EPWM6_SOCB,	TTPLPFC_VAC (C11) SOC0 → ADC_TRIGGER_EPWM6_SOCA, 8x HW oversample, ADC_REPINST2, PPB2	
-------------------------------------------------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------	---------------------------------------------------------------------------------------------	--

CLLLC_ISEC  (A4, CMPSS2)  ISEC1 → SOC2 → ADC_TRIGGER_EPWM6_SOCA  ADC_REPINST1, PPB1  Updated to 8x HW oversampling  ISEC2 → SOC3 → ADC_TRIGGER_EPWM6_SOCA  ISEC3 → SOC4 → ADC_TRIGGER_EPWM6_SOCA  ISEC4 → SOC5 → ADC_TRIGGER_EPWM6_SOCA  ISEC5 → SOC6 → ADC_TRIGGER_EPWM6_SOCA  ISEC6 → SOC7 → ADC_TRIGGER_EPWM6_SOCA  ISEC7 → SOC8 → ADC_TRIGGER_EPWM6_SOCA	TTPLPFC_VBUS / CLLLC_VBUS  (B3, CMPSS3)  VBUS1 → SOC2 → ADC_TRIGGER_EPWM6_SOCA,  ADC_REPINST1, PPB1  Updated to 8x HW oversampling  VBUS2 → SOC3 → ADC_TRIGGER_EPWM6_SOCA,  VBUS3 → SOC4 → ADC_TRIGGER_EPWM7_SOCA,  VBUS4 → SOC5 → ADC_TRIGGER_EPWM7_SOCA  VBUS5 → SOC6 → ADC_TRIGGER_EPWM6_SOCA  VBUS6 → SOC7 → ADC_TRIGGER_EPWM6_SOCA  VBUS7 → SOC8 → ADC_TRIGGER_EPWM6_SOCA	CLLLC_VSEC  (C2, CMPSS6)  VSEC1 → SOC2 → ADC_TRIGGER_EPWM6_SOCA  ADC_REPINST1, PPB1  Updated to 8x HW oversampling  VSEC2 → SOC3 → ADC_TRIGGER_EPWM6_SOCA  VSEC3 → SOC4 → ADC_TRIGGER_EPWM6_SOCA  VSEC4 → SOC5 → ADC_TRIGGER_EPWM6_SOCA  VSEC5 → SOC6 → ADC_TRIGGER_EPWM6_SOCA  VSEC6 → SOC7 → ADC_TRIGGER_EPWM6_SOCA  VSEC7 → SOC8 → ADC_TRIGGER_EPWM6_SOCA
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



	ISEC8 → SOC9 → ADC_TRIGGER_EPWM6_SOCB  ISEC9 → SOC10 → ADC_TRIGGER_EPWM6_SOCB  ISEC10 → SOC11 → ADC_TRIGGER_EPWM6_SOCB  ISEC11 → SOC12 → ADC_TRIGGER_EPWM6_SOCB  ISEC12 → SOC13 → ADC_TRIGGER_EPWM6_SOCB	VBUS8 → SOC9 → ADC_TRIGGER_EPWM6_SOCB  VBUS9 → SOC10 → ADC_TRIGGER_EPWM6_SOCB  VBUS10 → SOC11 → ADC_TRIGGER_EPWM6_SOCB  VBUS11 → SOC12 → ADC_TRIGGER_EPWM6_SOCB  VBUS12 → SOC13 → ADC_TRIGGER_EPWM6_SOCB	VSEC8 → SOC9 → ADC_TRIGGER_EPWM6_SOCA  VSEC9 → SOC10 → ADC_TRIGGER_EPWM6_SOCA  VSEC10 → SOC11 → ADC_TRIGGER_EPWM6_SOCA  VSEC11 → SOC12 → ADC_TRIGGER_EPWM6_SOCA  VSEC12 → SOC13 → ADC_TRIGGER_EPWM6_SOCA	
	CLLLC_IPRIM  (A8, CMPSS8)  SOC13		ACTIVE_EMI_SENSE  (A14/B14/C4)  <b>SOC13 Not implemented?</b>	


<b>Medium Frequency Sampling Signals (70kHz)</b>				
<b>Low-Frequency Sampling Signals (10kHz)</b>	TTPLPFC_VAC_L (A3) SOC14 → ADC_TRIGGER_CPU1_TIN T2	TTPLPFC_VAC_N (B1, DACOUTC) SOC10 → ADC_TRIGGER_CPU1_TINT2	TTPLPFC_VBUS2 (C14, CMPSS4) SOC14 → ADC_TRIGGER_CPU1_TINT 2	
	SYSTEM_TEMP_1 (A5) SOC15 → ADC_TRIGGER_CPU1_TIN T2	SYSTEM_VREF_1_65 (B5) SOC11 → ADC_TRIGGER_CPU1_TINT2	CLLLC_VSEC (C2, CMPSS6) VSEC13 → SOC15 → ADC_TRIGGER_CPU1_TINT2 <i>Triggers ISR3 in combined project</i>	



<b>Not Sampled</b>	ACTIVE_EMI_INJ (DAC) (A0, DACOUTA)	CLLLC_IPRIM_TANK <b>C4, CMPSS5</b> jumped to HSEC30, C4, CMPSS5; Connect a blue wire from HSEC33 (17 th on front) to HSEC30 (15th on back) AGPIO205. Enable it by setting the corresponding bit to 1	CLLLC_ISEC_TANK <b>C6, CMPSS10</b>	
--------------------	---------------------------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------------------------------------	--



## 8 ADC Sampling Structure



## 9 ISR Structure

The project framework can have upto three ISRs (ISR1,2 and 3) with ISR1 being the fastest and non-nestable ISR. ISR1 is reserved for the fast update to the PWM in the CLLLC.

	<b>CLLLC</b>	<b>TTPLPFC</b>	<b>Combined project</b>
ISR1	EPWM1_INT → GROUP3  FAST ISR synchronous to PWM time base of CLLLC	ECAP1INT -> synched with EPWM5 → GROUP4  120kHz  <i>(not yet changed to eCAP)</i>	EPWM1_INT  FAST ISR synchronous to PWM time base of CLLLC
ISR2	ECAP1_INT → GROUP4  EPWM5 → Issues ADC SOC  120kHz	CPU Timer → ADC INT  10kHz	ECAP1_INT → EPWM5_INT → Issues ADC SOC  120kHz
ISR3	CPU Timer → ADC INT → GROUP10  10kHz		CPU Timer → ADC INT → GROUP10  10kHz

On totempole PFC:

the ISR1 i.e. the CONTROL\_ISR runs from the PWM trigger.



The following are the defines that are related to this ISR.

```
#define TTPLPFC_C28x_CONTROL_ISR_PIE_GROUP_NO_INTERRUPT_ACK_GROUP3  
#define TTPLPFC_C28x_CONTROL_ISR_TRIG_BASE EPWM5_BASE  
#define TTPLPFC_C28x_CONTROL_ISR_INT_EPWM5  
  
#define TTPLPFC_CLA_CONTROLISR_TRIGGER_CLA_TRIGGER_EPWM5INT
```


The ISR2 which is the instrumentation ISR

```
#define TTPLPFC_INSTRUMENTATION_ISR_PIE_GROUP_NO_INTERRUPT_ACK_GROUP10  
#define TTPLPFC_INSTRUMENTATION_ISR_TRIG_BASE ADCA_BASE  
#define TTPLPFC_INSTRUMENTATION_ISR_INT_ADCA2  
  
#define TTPLPFC_INSTRUMENTATION_ISR_FREQUENCY 10000  
#define TTPLPFC_INSTRUMENTATION_ISR_TIME_BASE CPUTIMER2_BASE
```




10 PFC

The overall flow of the software is as below








The code is equipped with a state machine than can start PFC on its own when the condition detected are correct. For this the following state machine is run which is called in the slow tasks in the background loop.






In totempole PFC to avoid the ZC spike a soft start is implemented, this soft start is controlled using a state machine





below is the UML diagram of the state machine



## 10.1 Labs

Lab		What are we checking for	
1	PFC : ISR, PWM & ADC Check	<p>Some checks can be run on a control card (Check 1- 5), with no protection or limited protection.</p> <ul style="list-style-type: none"> <li>• Check 1 Test ISR Structure</li> <li>• Check 2 Test ADC mapping and reading of conversion data.</li> <li>• Check 3 Test PWM driver DC,</li> <li>• Check 4 Test Board Protection</li> <li>• Check 5 Test PWM under AC</li> </ul> <p>The following checks can be run on the power board</p> <ul style="list-style-type: none"> <li>• Check 6 Open Loop Running with DC on the power board</li> <li>• Check 7 Calibration if any needed</li> <li>• Check 8 AC measurement verification</li> <li>• Check 9 , pulses of PWM for a short duration of time to debug hardware during startup under DC conditions</li> </ul>	



Lab		What are we checking for	
2	PFC: Closed current loop check DC input		
3	PFC: Closed current loop check AC input		
4	PFC: Closed voltage loop check AC input		
5	INV: Open Loop Check (DC Output)		(Not scoped for demo project)
6	INV: Open Loop Check (AC output)		(Not scoped for demo project)
7	INV: Closed current loop check (DC Output, res load)		(Not scoped for demo project)
8	INV: Closed Current Loop CHeck (AC output, Res load )		(Not scoped for demo project)
9	INV: Closed Current Loop Check (AC output, Grid Connected)		(Not scoped for demo project)



### 10.1.1 Lab 1

Set the project to Lab 1 by changing the Lab Number in the <settings.h> file, (this will be changed by powerSUITE GUI when using powerSUITE project)


```
#define TTPLPFC_LAB 1
```

All the other options can be left at default for now in the user\_settings.h file

```
#if TTPLPFC_LAB == 1
#define TTPLPFC_DC_CHECK 1
#define TTPLPFC_PWM_AC_CHECK 0
#define TTPLPFC_AUTO_START 1
#define TTPLPFC_IL1_PROTECTION_ENABLE 0
#define TTPLPFC_IL2_PROTECTION_ENABLE 0
#define TTPLPFC_FAULTn_PROTECTION_ENABLE 0

#define TTPLPFC_SPLL_METHOD_SELECT TTPLPFC_SPLL_1PH_SOGI_SEL
#define TTPLPFC_CONTROL_RUNNING_ON 1
#define TTPLPFC_CURRENT_LOOP_CLOSED 0
#define TTPLPFC_VOLTAGE_LOOP_CLOSED 0
#define TTPLPFC_ADAPTIVE_DEADTIME 0
#define TTPLPFC_PHASE_SHEDDING_ENABLED 0
#define TTPLPFC_SFRA_TYPE 1
#endif
```

The SW diagram of the code running is as below





### 10.1.1.1 Lab 1 - Check 1

First check whether the ISRs are executing correctly and at the correct rate, for this, we use GPIO toggle. The pins were listed on the table above on this page as SYSTEM\_PROFILING1/2. Connect oscilloscope probes to each of these pins.

The project will build without errors, a default target configuration file is already assigned to the project hence simply click on the debug icon in CCS. It may ask you whether you want to load to CPU1, if this is the first time running this project. As in this project, because we only use CPU1, you only need to load to CPU1, you can uncheck CPU2.

Once the code is loaded, hit run.

To add the variables in the watch and expressions window, click View → Scripting Console to open the scripting console dialog box. On the upper-right corner of this console, click on open then browse to the setupdebugenv\_lab1.js script file located inside the project folder. This script file populates the watch window with appropriate variables required to debug the system. Click on the Continuous Refresh button on the watch window to enable continuous updates of values from the controller. The watch window appears as shown below:




Expression	Type	Value	Address
0x TTPLPFC_lab.enum_lab	enum <unnamed>	Lab1	0x00008002@Data
0x TTPLPFC_vBus_sensed_Volts	float	504.073303	0x0000801E@Data
0x TTPLPFC_ac_vol_sensed_Volts	float	512.969116	0x00008026@Data
0x TTPLPFC_iL1_sensed_Amps	float	-30.3029995	0x00008010@Data
0x TTPLPFC_iL2_sensed_Amps	float	-7.94400215	0x00008012@Data
0x TTPLPFC_vBus_sensed_pu	float	0.990966797	0x0000801A@Data
0x TTPLPFC_ac_vol_sensed_pu	float	0.984863281	0x00008024@Data
0x TTPLPFC_iL1_sensed_pu	float	-1.0	0x00008008@Data
0x TTPLPFC_iL2_sensed_pu	float	-0.379882813	0x0000800A@Data
0x TTPLPFC_ac_vol_senseOffset_pu	float	0.5	0x0000802C@Data
0x TTPLPFC_clearTrip	long	1	0x00008094@Data
> EPwm5Regs.TZFLG	Register	0x0000	
> EPwm6Regs.TZFLG	Register	0x0000	
> EPwm7Regs.TZFLG	Register	0x0000	
0x TTPLPFC_duty1_DC_ref_pu	float	0.200000003	0x0000806E@Data
0x TTPLPFC_duty2_DC_ref_pu	float	0.400000006	0x00008070@Data
0x TTPLPFC_duty_ref_pu	float	0.5	0x00008072@Data
0x TTPLPFC_system_temp_pu	float	0.0	0x0000802E@Data
0x TTPLPFC_system_vref_165_pu	float	0.0341796875	0x00008030@Data
0x TTPLPFC_vbus2_pu	float	0.0	0x00008032@Data
0x TTPLPFC_autoStartSlew	long	101	0x00008088@Data
0x TTPLPFC_rlyConnect	long	1	0x00008096@Data
0x TTPLPFC_ISR1_LoadingMax	float	0.227607369	0x000080DA@Data
0x TTPLPFC_ISR2_LoadingAvg_accountingForNesting	float	0.024914993	0x000080D6@Data
+ Add new expression			



If the SW is set up correctly you should see IO toggles on those profiling GPIOs. To **verify/pass** this check following must be completed:

1. Match the rate of the ISR1 and ISR2 by measuring frequency to be what is desired in the application. In this solution, the rate is 120kHz for ISR1 and 10kHz for ISR2.
2. Confirm the nesting behavior matches the expectation i.e. ISR2 nests ISR1. To verify this single step the trigger, a few times. On some of these triggers, an instance when ISR1 is triggered while ISR2 is executing will occur. In this case, the ISR2 will nest ISR1.





One can also observe the LED 1 toggle periodically as the code is ran.

You can now halt the execution, and disable real-time mode if you had enabled it.

#### 10.1.1.2 Lab 1 - Check 2

ADC Reading, verify measurement variables in the watch window to ensure the conversion is happening and the scale range is close to what is expected. Note because the sampling happens as a very fast rate some times the circuitry used to drive the voltage on the pin may not have enough strength and absolute accuracy cannot be checked in this lab. Only the pin mapping, sw configuration, and the rough range.


		3.3V	0V	HSEC pin
ttplpfcc_ac_vol_sensed_Volts	TTPLPFC_VAC_MAX_SENSE	519 V	-519 V	39
ttplpfcc_vBus_sensed_Volts	TTPLPFC_VBUS_MAX_SENSE	508 V	0 V	20
ttplpfcc_iL1_sensed_Amps	TTPLPFC_IL_MAX_SENSE	30 Amps	-30 Amps	15
ttplpfcc_iL2_sensed_Amps				18 Pins inverted
ttplpfcc_system_temp_pu		0.99	0	27

		<b>3.3V</b>	<b>0V</b>	<b>HSEC pin</b>
ttplpfc_system_vref_165_pu		0.999	0	26
ttplpfc_vbus2_pu		0.999	0	25

### 10.1.1.3 Lab 1 - Check 3

Next, we will check PWM for every phase, for this, we begin with the build option of DC Check. This way we have a steady PWM being generated which is easy to observe on an oscilloscope. For this go back to the settings.h file, and change the TTPLPFC\_DC\_CHECK needs to be set to 1, the settings are the same as used for Lab1 Check 1 and not repeated here. Now rebuild the project and reload the project. As you can see from the SW diagram above if the DC\_CHECK is set to 1, a fixed duty cycle can be output on any of the phases by entering a value into **TTPLPFC\_duty\_DC\_ref\_pu**. (It's not available in .js file. Please copy and paste it in to debug watch window)


Connect oscilloscope pins on TTPLPFC\_LOW\_FREQ\_PWM\_H/L(57, 59) , TTPLPFC\_HIGH\_FREQ\_PWM1\_H/L(PH1 61, 63 or PH2 58, 60) . Also, connect the TTPLPFC\_VAC signal to 3.3V so a positive voltage is present on ac\_vol\_sensed. After loading and running the project you should see the PWM duty cycle, by default duty is set to 0.5 hence PWM will be observed. Change it to 0.2 to ensure the correct pulse is being modulated. The PWM on the scope will look as follows.





Next, change the ac\_vol\_sensed to 0V, this will trip the PWM.


Now restart the code, set the duty cycle to be -0.2, and once the trip is cleared after auto\_start\_slew reaches 100.






Next check the interleaving operation, and ensure the ph1 and ph2 pwm are 180 degrees apart.

for 0.2 duty, make sure to restart the code with the ac\_vol\_sensed signal to zero. duty\_DC\_ref\_pu variable is adjusted for the duty change.





for -0.2 duty , make sure to restart the code with the ac\_vol\_sensed signal to zero





One can also check the Relay connection, when the PWM trip is cleared by the Auto Start routine, the Relay connect is also set to 1, Probing the Relay pin will observe relay connect go to 1 when the PWM trip is cleared.

Verifying all the waveforms **passes this check**.

You can then halt the execution of the code and return to the editor's view.

#### 10.1.1.4 Lab 1 - Check 4

Before moving on to the real HW, the protection schemes must also be verified.

So far the protection was disabled, to verify the trip mechanisms are working correctly change the protection to enabled in the user settings.h file for lab1. These were set to disable in the previous checks

Select the specific trip to check, these are controller by the #defines below.

```
#if TTPLPFC_LAB == 1
#define TTPLPFC_DC_CHECK 1
#define TTPLPFC_PWM_AC_CHECK 0
#define TTPLPFC_AUTO_START 1
#define TTPLPFC_IL1_PROTECTION_ENABLE 1
#define TTPLPFC_IL2_PROTECTION_ENABLE 0
#define TTPLPFC_FAULTn_PROTECTION_ENABLE 0

#define TTPLPFC_SPLL_METHOD_SELECT TTPLPFC_SPLL_1PH_SOGI_SEL
#define TTPLPFC_CONTROL_RUNNING_ON 1
#define TTPLPFC_CURRENT_LOOP_CLOSED 0
#define TTPLPFC_VOLTAGE_LOOP_CLOSED 0
```



```
#define TTPLPFC_ADAPTIVE_DEADTIME 0  
#define TTPLPFC_PHASE_SHEDDING_ENABLED 0  
#define TTPLPFC_SFRA_TYPE 1  
#endif
```

Now build and load the code. Put 1.65V on IL1 sensed pin. And now run the code. The VAC sensed pin is set to 3.3V.

The PWM will be started once the autoStartSlew reaches 100.

Now move the IL1\_sensed to "0"V or 3.3V , this will trip the PWM.

Next, change the #defines to check IL2 only and repeat the steps.

Next check FAULTn trip, FAULTn being 0 indicates FAULT has occurred. enable the protection from FAULTn by modifying the #define and connect the pin to 3.3V. The PWM will appear once the code is loaded and ran and autoStartSlew reaches 100.

This completes the verification of this build.

#### 10.1.1.5 Lab 1 - Check 5


This lab can be used to check the PWM waveform under a forced AC duty cycle. This allows to check for the soft starting scheme around zero crossing. To force clear the PWM trip set TTPLPFC\_clearTrip to "1"


```
#if TTPLPFC_LAB == 1  
#define TTPLPFC_DC_CHECK 0  
#define TTPLPFC_PWM_AC_CHECK 1  
#define TTPLPFC_AUTO_START 1  
#define TTPLPFC_IL1_PROTECTION_ENABLE 0
```



```
#define TTPLPFC_IL2_PROTECTION_ENABLE 0
#define TTPLPFC_FAULTn_PROTECTION_ENABLE 0

#define TTPLPFC_SPLL_METHOD_SELECT TTPLPFC_SPLL_1PH_SOGL_SEL
#define TTPLPFC_CONTROL_RUNNING_ON 1
#define TTPLPFC_CURRENT_LOOP_CLOSED 0
#define TTPLPFC_VOLTAGE_LOOP_CLOSED 0
#define TTPLPFC_ADAPTIVE_DEADTIME 0
#define TTPLPFC_PHASE_SHEDDING_ENABLED 0
#define TTPLPFC_SFRA_TYPE 1
#endif
```








#### 10.1.1.6 Lab1 - Check 6

In this lab, the board is excited in open-loop fashion with a fixed duty cycle. The duty cycle is controlled with dutyPU\_DC variable. This build verifies the sensing of feedback values from the power stage and also the operation of the PWM gate driver and ensures there are no hardware issues. Additionally, calibration of input and output voltage sensing can be performed in this build. The software structure for this build is shown below. There are two ISR in the system: a fast ISR for the current loop and a slower ISR to run the voltage loop and instrumentation functions.





The following defines must be verified

```
#if TTPLPFC_LAB == 1
#define TTPLPFC_CONTROL_RUNNING_ON 1
#define TTPLPFC_DC_CHECK 1
#define TTPLPFC_CURRENT_LOOP_CLOSED 0
#define TTPLPFC_VOLTAGE_LOOP_CLOSED 0
#define TTPLPFC_ADAPTIVE_DEADTIME 0
#define TTPLPFC_PHASE_SHEDDING_ENABLED 0
#define TTPLPFC_SFRA_TYPE 1
#define TTPLPFC_PWM_AC_CHECK 0
#define TTPLPFC_AUTO_START 1
#define TTPLPFC_IL1_PROTECTION_ENABLE 1
#define TTPLPFC_IL2_PROTECTION_ENABLE 1
#define TTPLPFC_FAULTn_PROTECTION_ENABLE 1
#define TTPLPFC_SPLL_METHOD_SELECT TTPLPFC_SPLL_1PH_SOGI_SEL
#endif
```

Run the project. In a few seconds the inrush relay clicks, the software is programmed to do so in the lab1 once the autoStartSlew reaches zero. The trip clears, and a duty cycle of 0.5 is applied.

In the watch view, check if the TTPLPFC\_ac\_vol\_sensed\_Volts, TTPLPFC\_vBus\_sensed\_Volts, TTPLPFC\_il1\_sensed\_Amps, variables are updating, periodically.

Now slowly increase the input DC voltage from zero to 120 V.

The output voltage shows a boosted voltage as a steady duty cycle of 0.5 PU is applied as a default setting. (the code is designed to look at the ac\_vol\_sensed and if the amplitude does not match that of the duty cycle a trip is issued on the PWM.

If a high current is drawn, reduce the voltage to zero first and correct the issue before resuming the test



Verifying the voltage sensing: Make sure TTPLPFC\_ac\_vol\_sensed\_Volts and TTPLPFC\_vBus\_sensed\_Volts display the correct values, for 120-V DC input, TTPLPFC\_vBus\_sensed\_Volts is close to 240V. This verifies the voltage sensing of the board in some manner.

Verifying the current sensing: Notice the TTPLPFC\_iL1\_sensed\_Amps for the given test condition; this value is close to 1 A.

This verifies at a basic level the PWM driver and connection of hardware, user can change the dutyPU\_DC variable to see operation under various boost conditions.

Once finished, reduce the input voltage to zero and watch for the bus voltages to reduce down to zero.

This completes the check for positive half of the AC cycle with DC input. The controller can now be halted, and reset.

Now swap the DC voltage terminal such that a negative voltage can be applied to the DUT.

Now run the project, before the inrush relay clicks in set TTPLPFC\_duty\_pu\_DC to be -0.5. In a few seconds the inrush relay clicks, the software is programmed to do so in the lab1 once the autoStartSlew reaches zero. The trip clears, and a duty cycle is applied.

In the watch view, check if the TTPLPFC\_ac\_vol\_sensed\_Volts, TTPLPFC\_vBus\_sensed\_Volts, TTPLPFC\_iL1\_sensed\_Amps, variables are updating, periodically.

Now slowly increase the input DC voltage from zero to -120 V.

The output voltage shows a boosted voltage as a steady duty cycle of 0.5 PU is applied as a default setting. (the code is designed to look at the ac\_vol\_sensed and if the amplitude does not match that of the duty cycle a trip is issued on the PWM.

If a high current is drawn, reduce the voltage to zero first and correct the issue before resuming the test

Verifying the voltage sensing: Make sure TTPLPFC\_ac\_vol\_sensed\_Volts and TTPLPFC\_vBus\_sensed\_Volts display the correct values, for -120-V DC input, TTPLPFC\_vBus\_sensed\_Volts is close to 240V. This verifies the voltage sensing of the board in some manner.

Verifying the current sensing: Notice the TTPLPFC\_iL1\_sensed\_Amps for the given test condition; this value is close to -1 A.

This verifies at a basic level the PWM driver and connection of hardware, user can change the dutyPU\_DC variable to see operation under various boost conditions.



Once finished, reduce the input voltage to zero and watch for the bus voltages to reduce down to zero.

This completes the check for negative half of the AC cycle with DC input. The controller can now be halted, and reset.

Fully halting the MCU when in real-time mode is a two-step process. First halt the processor by using the Halt button on the toolbar or by using Target → Halt. Then take the MCU out of real-time mode. Finally, reset the MCU and Close CCS debug session by clicking on Terminate Debug Session (Target → Terminate all).

#### 10.1.1.7 Lab1 - Check 7

This lab is used to check the quality of measurement on the actual board and the accuracy of the measurement.

The setup is exactly as outlined in Lab1-Check6.

The following tables must be filled to make sure the sensing circuitry is correct and if any calibration is required. The offset values needed for the ac\_vol\_sensed, ac\_cur\_sensed etc need to be identified in this build and the code modified to reflect those values.

These are programmed into the code in the main.c file with the following #defines

```
//  
// note the value below is determined in Lab1 Check 7  
//  
TTPLPFC_iL1_senseOffset_pu = TTPLPFC_IL1_OFFSET_PU;  
TTPLPFC_iL2_senseOffset_pu = TTPLPFC_IL2_OFFSET_PU;  
TTPLPFC_ac_vol_senseOffset_pu = TTPLPFC_VAC_OFFSET_PU;
```



these defines are in the user\_settings.h file

```
#define TTPLPFCİL1_OFFSET_PU ((float32_t)0.50)
#define TTPLPFCİL2_OFFSET_PU ((float32_t)0.50)
#define TTPLPFC_VAC_OFFSET_PU ((float32_t)0.50)
```

	<b>From Multimeter</b>	<b>From watch window</b>	<b>%error</b>
TTPLPFC_ac_vol_sensed_Volts TTPLPFC_ac_vol_senseOffset_pu = 0.5	0		Need to adjust ac_vol_senseOffset_pu ?
TTPLPFC_vBus_sensed_Volts			
	<b>From Multimeter</b>	<b>From watch window</b>	<b>%error</b>
TTPLPFCİL1_sensed_Amps TTPLPFCİL1_senseOffset_pu = 0.5	0		Need to adjust iL1_senseOffset_pu ?



	<b>From Multimeter</b>	<b>From watch window</b>	<b>%error</b>
	<b>From Multimeter</b>	<b>From watch window</b>	<b>%error</b>
TTPLPFC_vBus_sensed_Volts	0		

### 10.1.1.8 Lab1 - Check 8

Check measurements under AC input, no switching action on the board. The following defines are used under Lab1 options. The auto start is disabled.

```
#if TTPLPFC_LAB == 1  
#define TTPLPFC CONTROL RUNNING ON 1
```



```
#define TTPLPFC_DC_CHECK 0
#define TTPLPFC_CURRENT_LOOP_CLOSED 0
#define TTPLPFC_VOLTAGE_LOOP_CLOSED 0
#define TTPLPFC_ADAPTIVE_DEADTIME 0
#define TTPLPFC_PHASE_SHEDDING_ENABLED 0
#define TTPLPFC_SFRA_TYPE 1
#define TTPLPFC_PWM_AC_CHECK 0
#define TTPLPFC_AUTO_START 0
#define TTPLPFC_IL1_PROTECTION_ENABLE 1
#define TTPLPFC_IL2_PROTECTION_ENABLE 1
#define TTPLPFC_FAULTn_PROTECTION_ENABLE 1
#define TTPLPFC_SPLL_METHOD_SELECT TTPLPFC_SPLL_1PH_SOGL_SEL
#endif
```

The data logger is used to check the AC input measurement, the PLL locking and the current sense.

See in ISR2 under datalogger routine for Lab 1

```
//
// check output voltage and inverter current meas.
//
TTPLPFC_dVal1 = TTPLPFC_ac_vol_sensed_pu;
TTPLPFC_dVal2 = TTPLPFC_spll_sine;
TTPLPFC_dVal3 = TTPLPFC_iL1_sensed_pu;
TTPLPFC_dVal4 = TTPLPFC_iL2_sensed_pu;
```

This build is used to check the AC voltage sensed and the AC current sensed to be correct.



Re-build and load the project. Enable real time and run the project.

Close the inrush relay by setting TTPLPFC\_relayConnect to "1"

Now add the datalogger by importing graph1.graphprop to see the buffer through Tools → Graph → Dual Time

#### 10.1.1.9 Lab1 - Check 9

Soft start the PFC,

```
#if TTPLPFC_LAB == 1
#define TTPLPFC_DC_CHECK 1
#define TTPLPFC_PWM_AC_CHECK 0
#define TTPLPFC_AUTO_START 1
#define TTPLPFC_DEBUG_STARTUP 1
#define TTPLPFC_TIMED_STARTUP 1
#define TTPLPFC_STARTUP_TIME_MS 2

#define TTPLPFC_AC_HALF_CHECK    TTPLPFC_AC_NEGATIVE_HALF_DC_CHECK
#define TTPLPFC_IL1_PROTECTION_ENABLE 0
#define TTPLPFC_IL2_PROTECTION_ENABLE 0
#define TTPLPFC_FAULTn_PROTECTION_ENABLE 0
#define TTPLPFC_SPLL_METHOD_SELECT TTPLPFC_SPLL_1PH_SOGL_SEL
#define TTPLPFC_CONTROL_RUNNING_ON 1
#define TTPLPFC_CURRENT_LOOP_CLOSED 0
#define TTPLPFC_VOLTAGE_LOOP_CLOSED 0
```



```
#define TTPLPFC_SFRA_TYPE 1  
#define TTPLPFC_ADAPTIVE_DEADTIME 0  
#define TTPLPFC_PHASE_SHEDDING_ENABLED 0  
#endif
```

With the settings above, if

```
#define TTPLPFC_TIMED_STARTUP 1
```

is set to 1 , then the PFC is only turned on for a small duration of time controller by

```
#define TTPLPFC_STARTUP_TIME_MS 2
```

The initial duty cycle and the final duty cycle are controlled by the following piece of code in the ttplpfc.c


```
TTPLPFC_duty1_DC_ref_pu = 1.0 - 0.03f;  
TTPLPFC_duty2_DC_ref_pu = 1.0 - 0.03f;
```

```
TTPLPFC_duty1_DC_ref_final_pu = 0.5f;  
TTPLPFC_duty2_DC_ref_final_pu = 0.5f;
```

this will also vary based on the AC HALF that is selected for the duty output.

The code will sense the ac\_voltage and depending on the sign adjust the duty cycle command appropriately.

The images below show the debug startup of the PFC under DC conditions.




To re-initiate the PWM pulse, just write TTPLPFC\_autoStartSlew variable to a value less than 100, this will push another set of pulses.

To increase the ms the pulses are on change the TTPLPFC\_timedRun\_ms (to make this change for next time the code is ran, change the #define **TTPLPFC\_STARTUP\_TIME\_MS** and recompile and load the code).

To disable the timed pulse train of PWM and let the PWM run continuously, change the #define TTPLPFC\_TIMED\_STARTUP to be zero and recompile, and load the code.



## 10.1.2 Lab2





Take a look at “ttplpf\_settings.h”

```
obc_6_6kw_main.c ttplpf_settings.h
43 /* Device Related Defines */
44 #define CPU_SYS_CLOCK (200*1000000)
45 #define PWMSYSCLOCK_FREQ (200*1000000)
46 #define ECAPSYSCLOCK_FREQ (200*1000000)
47
48 //
49 // Project Options
50 // Labs for System check-out
51 // LAB 1:PFC Open Loop Check (DC Input , with auto start)
52 //
53 // PFC Check AC voltage sensing under AC condition (without auto start)
54 // LAB 2:PFC Closed Current Loop Check (DC Input)
55 // LAB 3:PFC Closed Current Loop Check (AC Input) (AC Input)
56 // LAB 4:PFC Closed Voltage Loop Check (AC Input)
57 // LAB 5:INV Open Loop Check (DC Output)
58 // LAB 6:INV Open Loop Check (AC Output)
59 // LAB 7:INV Closed Current Loop Check (DC Output)
60 // LAB 8:INV Closed Current Loop Check (AC Output)
61 // LAB 9:INV Closed Current Loop Check (Grid Connection)
62 //
63 #define TTPLPFC_LAB 4
64
```

To update the coefficients at run time the TTPLPFC\_updateCoefficientsCommand can be set to "1" , this will load the values from TTPLPFC\_gi\_kp\_ref to TTPLPFC\_gi\_kp which is what is used for the current compensators

#### 10.1.2.1 Lab2 - Check 1

Lab 1 and Lab 2 are both labs that run with DC voltage and low voltage.



Lab 1 will configure the unit to run open voltage loop and open current loop.

Lab 2 will configure the unit to run open voltage loop with the current loop closed.

Lab 2 instructions.

1. Set the input voltage to DC with a value of zero voltage.
2. Apply bias power.
3. Set the lab to 2
4. Build and run the code.
5. You can confirm which lab you running by looking at these variables in the expressions window.
  1. In the expressions you will see this variable count to 100. Once it reaches 100 the controller will close the relay and start outputting pulses. If you don't want to wait for it to reach 100 you can type a number in the yellow box and the counting will start from that number. For example if you enter 95 it will count to 100 in 5 counts.
  1. Duty cycle in this code is really (1-D). That is it is the duty cycle of the synchronous rectifier. Since the current loop is closed you can't directly control the duty cycle. However there are 2 duty cycle clamps that you can use to prevent the controller from putting out a "bad" duty cycle. For a positive input voltage set the clamps as shown below.
    1. Now you know that the duty cycle will always output a "safe" value for a positive input voltage.
    2. Next you can use this variable to set the current reference. 0.03 might be too big for the load you have. You'll be able to tell if the current loop is regulating when the current sense signals shown below match the TTPLPFC\_ac\_cur\_ref\_pu. This won't happen until the output voltage starts to rise a bit.
    1. Once the unit is running you can dial the input voltage up. At this point it doesn't really even need a load but you can use 100mA or so pretty easily without the coldplate attached all the way up to a 200V input with 400V output.



2. Make sure the dc voltage you apply to the input has a polarity of + to - where the positive is on the line connection and the negative is on the neutral connection.
3. You can repeat the above steps for a negative input voltage if desired. Start by dialing the input voltage all the way to 0.
4. Set the clamps up like this.
  1. Set TTPLPFC\_ac\_cur\_ref\_pu to -0.03 (or something smaller in magnitude)
  2. Slowly dial the input voltage to a larger negative voltage.
  3. When running the test with either positive or negative input voltage stop increasing the input voltage immediately if you see an abnormally large current flow from the source. This means something in code or hardware is not right and will need to be corrected.

### 10.1.3 Lab 3

To run the Lab3 at low voltage build the code with

- AUTO\_START = 0
- TTPLPFC\_RlyConnect = 1
- TTPLPFC\_pwm\_SwState.enum\_pwmSwState = pwmSwState\_normalOperation; (or 0 for F29x)

I recommend starting with Lab 1.

1. Set the input voltage to DC with a value of zero voltage.
2. Apply bias power.
3. Set the lab to 1
4. Build and run the code.



5. You can confirm which lab you running by looking at these variables in the expressions window.
  1. In the expressions you will see this variable count to 100. Once it reaches 100 the controller will close the relay and start outputting pulses. If you don't want to wait for it to reach 100 you can type a number in the yellow box and the counting will start from that number. For example if you enter 95 it will count to 100 in 5 counts.
  1. You can configure the duty cycle in open loop with this variable. Duty cycle in this code is really (1-D). That is it is the duty cycle of the synchronous rectifier.
  1. Once the unit is running you can dial the input voltage up. At this point it doesn't really even need a load but you can use 100mA or so pretty easily without the coldplate attached all the way up to a 200V input with 400V output.
  2. Make sure the dc voltage you apply to the input has a polarity of + to - where the positive is on the line connection and the negative is on the neutral connection.

L

## 11 CLLLC

### 11.1 Rogowski Coil Active Sync Rect

#### 11.1.1 Rogowski coil polarity change

The follow code connects the TRIP5 to be coming from CMPSSH and TRIP7 to be coming from CMPSSL


```
827     XBAR_setEPWMMuxConfig(XBAR_TRIP5,|  
828         CLLLC_ISEC_TANK_H_PWM_XBAR_MUX_VAL);  
829     XBAR_enableEPWMMux(XBAR_TRIP5,  
830                     CLLLC_ISEC_TANK_H_XBAR_MUX);  
831  
832     XBAR_setEPWMMuxConfig(XBAR_TRIP7,  
833         CLLLC_ISEC_TANK_L_PWM_XBAR_MUX_VAL);  
834     XBAR_enableEPWMMux(XBAR_TRIP7,  
835                     CLLLC_ISEC_TANK_L_XBAR_MUX);  
836
```

However if the rogowski coil polarity is different , the CMPSS even will not happen on the right spot as expected by the synchronous rectification driver.

A simple fix to comprehend this inversion is to flip the selection to be TRIP7 to select CMPSSH, and TRIP5 to select CMPSSL as shown below

```
oo
827     XBAR_setEPWMMuxConfig(XBAR_TRIP7,
828                             CLLLC_ISEC_TANK_H_PWM_XBAR_MUX_VAL);
829     XBAR_enableEPWMMux(XBAR_TRIP7,
830                          CLLLC_ISEC_TANK_H_XBAR_MUX);
831
832     XBAR_setEPWMMuxConfig(XBAR_TRIP5,
833                             CLLLC_ISEC_TANK_L_PWM_XBAR_MUX_VAL);
834     XBAR_enableEPWMMux(XBAR_TRIP5,
835                          CLLLC_ISEC_TANK_L_XBAR_MUX);
oo
```

### 11.1.2 Transformer Polarity Change



For the new transformer because the terminals are swapped i.e. the return leg is not connected to SEC Side LEG1 the active sync rectification scheme needs to change

The following changes are necessary, these are much more involved than what is needed for the rogowski coil inversion alone.

1. The below changes are necessary because TRIP5 which is qualified as DCAEVT2, the "D" need to be changed to "U" as the phase of PWM in which these event happen is changed

```
927      //  
928      // no describe the behavior in case when DCAEVT2 and  
929      //  
930      EPWM_setTripZoneAdvDigitalCompareActionA(CLLLC_SEC_LEG1_PWM_BASE,  
931          EPWM_TZ_ADV_ACTION_EVENT_DCxEVT2_U,  
932          EPWM_TZ_ADV_ACTION_LOW);  
933  
934      EPWM_setTripZoneAdvDigitalCompareActionB(CLLLC_SEC_LEG1_PWM_BASE,  
935          EPWM_TZ_ADV_ACTION_EVENT_DCxEVT2_D,  
936          EPWM_TZ_ADV_ACTION_LOW);  
937  
938      EPWM_setTripZoneAdvDigitalCompareActionA(CLLLC_SEC_LEG2_PWM_BASE,  
939          EPWM_TZ_ADV_ACTION_EVENT_DCxEVT2_D,  
940          EPWM_TZ_ADV_ACTION_LOW);  
941  
942      EPWM_setTripZoneAdvDigitalCompareActionB(CLLLC_SEC_LEG2_PWM_BASE,  
943          EPWM_TZ_ADV_ACTION_EVENT_DCxEVT2_U,  
944          EPWM_TZ_ADV_ACTION_LOW);  
945
```

2. For proper generation of the PWM pulse for the secondary side the action qualifier event needs to change

```
2728 //  
2729 // Action Qualifier SubModule Registers  
2730 // CTR = CMPA@period , xA set to 1  
2731 //  
2732 EPWM_setActionQualifierAction(base1, EPWM_AQ_OUTPUT_A ,  
    EPWM_AQ_OUTPUT_HIGH, EPWM_AQ_OUTPUT_ON_TIMEBASE_PERIOD );  
2733 //  
2734 // CTR = CMPA@Down , xA set to 0  
2735 //  
2736 EPWM_setActionQualifierAction(base1, EPWM_AQ_OUTPUT_A ,  
    EPWM_AQ_OUTPUT_LOW, EPWM_AQ_OUTPUT_ON_TIMEBASE_DOWN_CMPA );  
2737 //  
2738 // CTR = CMPB@0, xB set to 1  
2739 //  
2740 EPWM_setActionQualifierAction(base1, EPWM_AQ_OUTPUT_B ,  
    EPWM_AQ_OUTPUT_HIGH, EPWM_AQ_OUTPUT_ON_TIMEBASE_ZERO );  
2741 //  
2742 // CTR = CMPB@UP , xB set to 0  
2743 //  
2744 EPWM_setActionQualifierAction(base1, EPWM_AQ_OUTPUT_B ,  
    EPWM_AQ_OUTPUT_LOW, EPWM_AQ_OUTPUT_ON_TIMEBASE_UP_CMPB );  
2745 //  
2746 //  
2747 //  
2748 | EPWM_setActionQualifierAction(base1, EPWM_AQ_OUTPUT_B ,  
    EPWM_AQ_OUTPUT_LOW, EPWM_AQ_OUTPUT_ON_TIMEBASE_UP_CMPB );  
2749 //  
2750 //  
2751
```

3. Correspondingly the duty computation will need to flip for xA and xB to get the right PWM to come out

```
1043 //  
1044 // For secondary side the PWM is not centered around zero or period  
1045 // hence multiply by 2 (<<1) for period*duty  
1046 //  
1047 CLLLC_pwmDutyBSec_ticks = (uint32_t)((float32_t)CLLLC_pwmPeriod_ticks *  
1048 // (float32_t)  
1049 // (fabsf(CLLLC_pwmDutySec_pu))) << 1;  
1050  
1051 //  
1052 // for secondary side B ticks = period - duty_a  
1053 //  
1054 CLLLC_pwmDutyASec_ticks = (CLLLC_pwmPeriod_ticks) -  
1055 // CLLLC_pwmDutyASec_ticks;  
1056
```

## 11.2 Adding More Filtering on CLLLC GaN Fault Signals

Due to system noise, additional filtering may be needed. This can be adjusted by changing the qualification period. Note a set of PINS will be affected by this qualification. For example CLLLC GaN Fault is connected to GPIO23, so the new qualification will apply to GPIO16-GPIO23

```

26 #if CLLLC_BOARD_PROTECTION_GANFAULT == 1
27   GPIO_setDirectionMode(CLLLC_GANFAULTn_GPIO, GPIO_DIR_MODE_IN);
28   GPIO_setQualificationMode(CLLLC_GANFAULTn_GPIO, GPIO_QUAL_6SAMPLE);
29   GPIO_setPinConfig(CLLLC_GANFAULTn_GPIO_PIN_CONFIG);
30   GPIO_setPadConfig(CLLLC_GANFAULTn_XBAR_BASE, GPIO_PIN_TYPE_STD);
31   GPIO_setQualificationPeriod(CLLLC_GANFAULTn_GPIO, 6);
32

```

This is disruptive for other functions such as CAN etc that may share the GPIO block. Hence we may need to find an alternative approach later. Lets use this to see if additional filtering helps resolve the startup trip.

## 11.3 Labs

1	Charging : ISR, PWM & ADC Check	Check 1 - Test ISR Structure Check 2 - Test ADC mapping and reading of conversion data. Check 3 - Test PWM driver Check 4 - Test Board Protection Check 5 - GPIO configuration	These checks can be run on a control card, with no protection or limited protection.
2	Charging : Open-loop: sensing and actuation		



3	Charging : Voltage loop		
4	Charging : Current Loop		
5	Charging : Battery Charging Mode		not scoped
6	V2L :PWM check		
7	V2L: Open Loop		
8	V2L: Closed loop voltage		
9			

### 11.3.1 Lab 1

The checks in lab 1 are meant to be run on a controlCARD in a docking station with no protection or limited protection.


Set the project to Lab 1 by changing the Lab Number in the <settings.h> file, (this will be changed by powerSUITE GUI when using powerSUITE project).

All the other options can be left at default for now in the user\_settings.h file.



```
#define CLLLC_LAB 1
#if CLLLC_LAB == 1
#define CLLLC_CONTROL_RUNNING_ON 1
#define CLLLC_POWER_FLOW CLLLC_POWER_FLOW_PRIM_SEC
#define CLLLC_INCR_BUILD CLLLC_OPEN_LOOP_BUILD
#define CLLLC_TEST_SETUP CLLLC_TEST_SETUP_RES_LOAD
#define CLLLC_PROTECTION CLLLC_PROTECTION_DISABLED
#define CLLLC_SFRA_TYPE 0
#define CLLLC_SFRA_AMPLITUDE (float32_t)CLLCC_SFRA_INJECTION_AMPLITUDE_LEVEL2
#endif
```

Load the variables for this lab into the watch window by running the *setupdebugenv\_lab1and6.js* script.



### 11.3.1.1 Lab1 - Check 1 (ISRs)

#### ISR Check

Here you will check to verify the frequency and nesting of the ISRs.

1. Probe GPIO-40 (ISR1), GPIO-45 (ISR2), GPIO-62 (ISR3) on the docking station.
  - a. For F28388D ControlCARD this corresponds to HSEC pins 89, 92, and 127.
2. Check that the frequency of the ISRs is correct.
  - a. ISR1 = 120 kHz



- b. ISR2 = 120 kHz
  - c. ISR3 = 10 kHz
3. Check the nesting behavior of the ISRs. To do this you will need to single trigger the scope a few times (or use a pulse width trigger on ISR3, pulse >4uS) until you can see the ISR1 / ISR2 interrupting during ISR3. The figure below shows such a capture.
- a. ISR1 should always happen after ISR2.
  - b. ISR1 should be able to nest in ISR3.
  - c. ISR2 should be able to nest in ISR3.
    - i. ISR3 will take longer to execute when another ISR is nesting in it.

On some cycles there will be no ISR nesting





On some cycles ISR1 and ISR2 may nest in ISR3





### 11.3.1.2 Lab1 - Check 2 (ADCs)

Verify measurement variables in the watch window to ensure the conversion is happening and the scale range is close to what is expected.

*Note because the sampling happens as a very fast rate some times the circuitry used to drive the voltage on the pin may not have enough strength and absolute accuracy cannot be checked in this lab. Only the pin mapping, sw configuration, and the rough range.*

		ADC Ch.	HSEC Pin	3.3V	1.65V	0V
CLLLC_iPrimSensed_Amps	CLLLC_IPRIM_MAX_SENSE_AMPS	D2	34	-33 A	0 A	33 A
CLLLC_iSecSensed_Amps	CLLLC_ISEC_MAX_SENSE_AMPS	A4	21	42 A	0 A	-42 A
CLLLC_vSecSensed_Volts	CLLLC_VSEC_MAX_SENSE_VOLTS	C2	31	482 V	240 V	0 V
CLLLC_vPrimSensed_Volts	CLLLC_VPRIM_MAX_SENSE_VOLT	B3	20	508 V	254 V	0 V

### 11.3.1.3 Lab1 - Check 3 (PWMs)

#### 1 Initialization

1. Load code onto the controller and run.
2. Probe the following signals:
  - a. PWM1A (GPIO-00)
  - b. PWM2A (GPIO-02)
  - c. PWM3A (GPIO-04)
  - d. PWM4A (GPIO-06)
  - e. On F28338D controlCARD these will be HSEC pins 49, 53, 50, 52 respectively.
3. Set the **CLLLC\_clearTrip** variable to 1, this will clear the trip zone and allow the PWM signals to propagate to the pins.
4. At startup the switching frequency should be about 500 kHz.
5. The active SR signals will be assymetric because the voltage on the feedback pin is below 1.65V.
6. Probe the other PWM signals to make sure they look okay.

#### PWMs at initialization

Ch. 1 - PWM1A (Yellow), Ch. 2 - PWM2A (Cyan), Ch. 3 - PWM3A (Violet), Ch. 4 - PWM4A (Green)

Comment By Yerra: Ch3 - is CLLLC\_SEC\_LEG2\_H and Ch4 is CLLLC\_SEC\_LEG1\_H in F28P65x design.



#### PWM1,2

*Ch. 1 - PWM1A (Yellow), Ch. 2 - PWM1B (Cyan), Ch.3 - PWM2A (Violet), Ch. 4 - PWM2B (Green)*



### **PWM3**

*Ch. 1 - PWM1A (Yellow), Ch. 2 - PWM2A (Cyan), Ch.3 - PWM3A (Violet), Ch. 4 - PWM3B (Green)*



### PWM4

Ch. 1 - PWM1A (Yellow), Ch. 2 - PWM2A (Cyan), Ch.3 - PWM4A (Violet), Ch. 4 - PWM4B (Green)



## 2 Frequency modulation

1. In the watch window use the ***CLLLC\_pwmPeriodRef\_pu*** variable to set the switching frequency.
2. Check the minimum and maximum switching frequency.
  - a. ***CLLLC\_pwmPeriodRef\_pu*** = 0.3125 (800 kHz)
  - b. ***CLLLC\_pwmPeriodRef\_pu*** = 1.0 (250 kHz)
3. Check high-resolution frequency.
  - a. Set ***CLLLC\_pwmPeriodRef\_pu*** = 0.500
    - i. Observe the PWM frequency, should be 500 kHz.
  - b. Set ***CLLLC\_pwmPeriodRef\_pu*** = 0.499, 0.498, 0.497
    - i. The frequency should increase by about 1 kHz for each step up.
    - ii. If high-res mode is not working, the frequency will have a resolution of about ~5 kHz.

### Max. switching frequency

Ch. 1 - PWM1A (Yellow), Ch. 2 - PWM2A (Cyan), Ch. 3 - PWM3A (Violet), Ch. 4 - PWM4A (Green)



### Min. switching frequency


Ch. 1 - PWM1A (Yellow), Ch. 2 - PWM2A (Cyan), Ch. 3 - PWM3A (Violet), Ch. 4 - PWM4A (Green)




### High-resolution frequency


***CLLLC\_pwmPeriodRef\_pu*** = 0.498, Fsw = 502 kHz


Ch. 1 - PWM1A (Yellow), Ch. 2 - PWM2A (Cyan), Ch.3 - PWM3A (Violet), Ch. 4 - PWM4A (Green)




<b>3</b>	<p>Primary legs dead-band</p> <ol style="list-style-type: none"><li>1. Probe PWM1A and PWM2A.</li><li>2. Verify that the high-resolution dead-band is working.<ol style="list-style-type: none"><li>a. The default value for the dead-band is 102.3ns.</li><li>b. Adjust the <b><i>CLLLC_pwmDeadBandREDPrimRef_ns</i></b> value in 1ns steps and confirm the 1ns steps on the rising edge of the PWM1A signal.</li><li>c. Adjust the <b><i>CLLLC_pwmDeadBandFEDPrimRef_ns</i></b> value in 1ns steps and confirm the 1ns steps on the rising edge of the PWM2A signal.</li></ol></li></ol>	<p><b><u>High-resolution dead-band</u></b></p> <ol style="list-style-type: none"><li>1. <b><i>CLLLC_pwmDeadBandREDPrimRef_ns</i></b> = 102.3ns</li><li>2. <b><i>CLLLC_pwmDeadBandREDPrimRef_ns</i></b> = 103ns</li><li>3. <b><i>CLLLC_pwmDeadBandREDPrimRef_ns</i></b> = 104ns</li><li>4. <b><i>CLLLC_pwmDeadBandREDPrimRef_ns</i></b> = 105ns</li></ol> <p><i>Ch. 1 - PWM1A (Yellow), Ch. 2 - PWM2A (Cyan), Ch.3 - PWM3A (Violet), Ch. 4 - PWM4A (Green)</i></p>
----------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------










#### 4 Primary legs duty-cycle

1. Probe PWM1A and PWM2A.
2. Verify that duty is updating in high-res.
  - a. Set ***CLLLC\_pwmPeriodRef\_pu*** = 0.5
  - b. Set ***CLLLC\_pwmDutyPrimRef\_pu*** = 0.2
    - i. Observe that the PWMs update accordingly.
  - c. Set ***CLLLC\_pwmDutyPrimRef\_pu*** = 0.201
    - i. Confirm that the duty changes by about 2ns.


#### High-resolution duty-cycle control

Ch. 1 - PWM1A (Yellow), Ch. 2 - PWM2A (Cyan), Ch. 3 - PWM3A (Violet), Ch. 4 - PWM4A (Green)

***CLLLC\_pwmDutyPrimRef\_pu* = 0.2**



***CLLLC\_pwmDutyPrimRef\_pu* = 0.2 → *CLLLC\_pwmDutyPrimRef\_pu* = 0.201**



## 5 Notes:

- *high-res primary phase shift is not working yet*
- *there is a little glitch when going from frequency mode to phase shift mode and back to frequency mode*
- *negative phase shifts are not supported*
- *phase shifts greater than 0.5 are not supported (due to new updates the phase shift limit is now smaller than 0.5 need to update documentation)*

Phase shift mode

1. Probe the following signals
  - a. PWM1A
  - b. PWM2A
  - c. PWM3A
  - d. PWM4A
2. Check values of  
 $\text{CLLLC\_pwmPhaseShiftPrimLegsRef\_pu} = 0, 0.1, 0.4, 0.5$ 
  - a. Verify that the phase shift of the primary PWMs updates.
  - b. Verify that as phase shift increases from 0 → 0.5 the falling edge of PWM2A is shifting toward the rising edge of PWM1A.

### Primary Legs Phase Shift

1.  $\text{CLLLC\_pwmPhaseShiftPrimLegsRef\_pu} = 0.0$
2.  $\text{CLLLC\_pwmPhaseShiftPrimLegsRef\_pu} = 0.1$
3.  $\text{CLLLC\_pwmPhaseShiftPrimLegsRef\_pu} = 0.4$
4.  $\text{CLLLC\_pwmPhaseShiftPrimLegsRef\_pu} = 0.5$

*Ch. 1 - PWM1A (Yellow), Ch. 2 - PWM2A (Cyan), Ch.3 - PWM3A (Violet), Ch. 4 - PWM4A (Green)*

- c. Verify that the SR PWMs (EPWM3A and EPWM4A) shift with PWM2A.
- d. Verify that the SR PWMs don't get stuck high, or stuck low.
  - i. This can happen if the count direction for EPWM3/4 isn't getting updated correctly.
- e. Verify that as the phase shift increases the duty cycle of the SR PWMs is limited. (I.e. the duty will get smaller and eventually go to zero.)









## 6 Active SR feedback

1. Probe the following signals
  - a. PWM1A
  - b. PWM2A
  - c. PWM3A
  - d. PWM4A
2. Connect a power supply to the CLLLC\_ISEC\_TANK pin (D0, HSEC 28)
3. Sweep the power supply from 0 → 3.3V and confirm that the duty of the SR PWMs behaves appropriately.
  - a. 0 → 1.5V: PWM4A has max. duty
  - b. 1.65V: PWM3A & PWM4A have min. duty determined by length of the blanking window.
  - c. 1.8 → 3.3V: PWM3A has max. duty


### Active Synchronous Rectification Feedback

Ch. 1 - PWM1A (Yellow), Ch. 2 - PWM2A (Cyan), Ch.3 - PWM3A (Violet), Ch. 4 - PWM4A (Green)


CLLLC\_ISEC\_TANK (D0) = 0 → 1.5V



CLLLC\_ISEC\_TANK (D0) = 1.65V



*CLLLC\_ISEC\_TANK (D0) = 1.8 → 3.3V*



#### 11.3.1.4 Lab1 - Check 4 (Board Protection)

Find the CLLLC protection selection in the *clllc\_user\_settings.h* file.

```
#if CLLLC_PROTECTION == CLLLC_PROTECTION_ENABLED
// set 1 to enable the appropriate protection scheme
```



```
//  
#define CLLLC_BOARD_PROTECTION_IPRIM 1  
#define CLLLC_BOARD_PROTECTION_ISEC 1  
#define CLLLC_BOARD_PROTECTION_VSEC 1  
#define CLLLC_BOARD_PROTECTION_GANFAULT 1  
#else  
//  
// set 0 to disable the appropriate protection scheme  
//  
#define CLLLC_BOARD_PROTECTION_IPRIM 0  
#define CLLLC_BOARD_PROTECTION_ISEC 0  
#define CLLLC_BOARD_PROTECTION_VSEC 0  
#define CLLLC_BOARD_PROTECTION_GANFAULT 0  
#endif
```

#### **Check that the PWMs trip when the protection is enabled**

1. Enable one protection at a time by writing 1 to the #define.
2. Probe the PWM signals (EPWM1A, EPWM2A, EPWM3A, EPWM4A)
3. Connect a power supply to the appropriate pin for the enabled protection.
  - a. Ensure the power supply voltage is set to a value within the trip limits.
4. Rebuild and launch the code on the controlCARD.
5. Run the code.
6. Set ***CLLLC\_clearTrip*** = 1 to enable the PWMs.
  - a. The PWM signals should be visible on the scope.



- b. Check the **CLLLC\_tripFlag** variable in the watch window and ensure it displays *no trip*.
7. Adjust the power supply voltage until the PWMs trip.
8. Check the **CLLLC\_tripFlag** variable in the watch window and ensure it displays the correct trip value.
9. Connect each of the PWM pins to 3.3V with a 5k resistor and verify that the voltage on the pin remains forced low in the trip state.
  - a. If the advanced trip zone configuration is not done correctly the PWMs will go into Hi-Z instead of force low, which can allow noise to couple onto the gate driver inputs and cause spurious switching events.

Protection	Pin	Trip thresholds	Trip Flag Value
CLLLC_BOARD_PROTECTION_IPRIM	D2 (HSEC 34)	< -30A > +30A	primOverCurrentTrip
CLLLC_BOARD_PROTECTION_ISEC	A4 (HSEC 21)	< -30A > +30A	secOverCurrentTrip
CLLLC_BOARD_PROTECTION_VSEC	C2 (HSEC 31)	> +450V	secOverVoltageTrip

<b>Protection</b>	<b>Pin</b>	<b>Trip thresholds</b>	<b>Trip Flag Value</b>
CLLLC_BOARD_PROTECTION_GANFAULT	GPIO-23 (HSEC74)	Logic low	ganFault

#### 11.3.1.5 Lab1 - Check 5 (GPIOs)

Verify that the following GPIOs work as expected:

- Verify that GPIO14 (HSEC 62) may be set or cleared by writing the ***CLLLC\_enableLC***.
- Verify that ***CLLLC\_iSecSenseDiag*** variable in the watch window follows voltage applied to GPIO30 (HSEC 80)

#### 11.3.2 Lab 2



## 12 PFC+ CLLLC

### 12.1 Device Usage Information

MIPS

Memory

RAM, FLASH