Processor Architecture

COMP402127: Introduction to Computer Systems

https://xjtu-ics.github.io/

Danfeng Shan Xi'an Jiaotong University


Today

- Overview
- **□** Y86-64 Instruction Set Architecture
- Logic Design

• 硅上教学: 融合本科阶段EE和CS专业知识点的实践课

• 战略意义: 为攻关卡脖子领域培养人才, 输送到企业和开源社区

• 公益培养: 学习资源全公开, 免费学习; 在校生免费流片



让你拥有一生中自己设计的 第一颗CPU芯片

S阶段 A阶段 仙剑/Debian B阶段 仙剑/Debian 自制OS/Linux 入学答辩 C阶段 自制OS/Linux 超级玛丽 RV32GC(~100条) +特权级+MMU D阶段 超级玛丽 **RT-Thread** RV32GC(~100条) +特权级+MMU 预学习阶段 超级玛丽 RT-Thread RV32E(45条) 乱序超标量 +体系结构优化 数列求和 9条指令 流水线+cache 流水线+cache RV32E(45条) 3条指令 单周期 总线+SoC 总线+SoC 单周期 总线+SoC 设备 单周期 设备 设备 设备 设备

• 五位同学实现"带着自己设计的处理器芯片毕业"这一目标



超级玛丽

RT-Thread


AM裸机运行时

RISC-V指令集

NPC处理器


ysyxSoC

NVBoard



贵系组成原理: "奋战三星期,造台计算机"

- □ 在三周时间内写出一个功能完整的CPU
- □ 将其"烧写"进老师提供的实验板中
- □ 以跑定制版的THCO MIPS 16位指令集
- □ 实现一些扩展功能,比如VGA显示以及键盘



"最强CS本科生"

□ 在自己写的CPU上运行自己写的操作系统,再运行自己写的编译 器运行的程序

项目经历

NonTrivialMIPS - 十级流水双发射 MIPS 处理器 (以)

2019年7月-2019年8月

- "龙芯杯"参赛作品,获得特等奖。性能 (主频及 IPC) 及功能均为最佳。
- 受邀在 "2019 年高等院校计算机系统类课程研讨会" 进行报告。
- · 流水线设计具有创新性,项目得到龙芯公司 IP 组负责人高度评价。
- 自行实现的十级双发射顺序 MIPS32 处理器,主频 80~120MHz。包含 32 位浮点单元和 AES 加速 单元。在其上自行设计 SoC,支持串口、网口、USB 等外设。同时支持运行最新版 Linux 内核,启 动 X11 图形界面以及 Python、GCC 等程序。
- 在 OpenSSL 上利用 AES 单元加速后吞吐率大约为 10MBps, 同频率下为 i7-8750H 的 2.7 倍。
- 浮点单元能够较快地绘制分形图像, 以及通过变分自编码器 (VAE) 生成手写数字图像等。

rCore on MIPS - Rust 语言实现的 Linux 兼容操作系统 (# 2019 年 4 月 - 2019 年 6 月

- 操作系统课程项目。rCore 是用 rust 编写的操作系统。支持了 x86_64, RISCV, AArch64 三个平台。 本项目主要将其移植到 MIPS32 上,最终可以在组成原理课程编写的 MIPS32 处于 阿克斯尔 法
- · 实现了在自己写的 CPU 上运行自己写的操作系统,以及自己实现的编译器生成的程,⑤

"最强CS本科生"

□ 某论坛评价(2019年): "我在谷歌总部工作,税前年薪百万人民币左右。如果我有他的联系方式,他又不嫌弃我的话,我愿意以跪舔的方式内推他…"

本节课目标: "迈出第一步"

□ 如果制造出一片你自己的CPU



Today

- Overview
- **□** Y86-64 Instruction Set Architecture
- Logic Design

Instruction Set Architecture

Assembly Language View

- Processor state
 - Registers, memory, ...
- Instructions
 - o addq, pushq, ret, ...
 - How instructions are encoded as bytes

■ Layer of Abstraction

- Above: how to program machine
 - Processor executes instructions in a sequence
- Below: what needs to be built
 - Use variety of tricks to make it run fast
 - o E.g., execute multiple instructions simultaneously

Application
Program

Compiler OS

ISA

CPU
Design

Circuit
Design

Chip


Layout

Y86-64 Processor State

RF: Program registers

%rax	%rsp	%r8	%r12
%rcx	%rbp	%r9	%r13
%rdx	%rsi	%r10	%r14
%rbx	%rdi	%r11	






- Program Registers
 - o 15 registers (omit %r15). Each 64 bits
- Condition Codes
 - Single-bit flags set by arithmetic or logical instructions
 - ZF: Zero

SF: Negative

OF: Overflow


- Program Counter
 - Indicates address of next instruction
- Program Status
 - Indicates either normal operation or some error condition
- Memory
 - Byte-addressable storage array
 - Words stored in little-endian byte order





Y86-64 Instructions

■ Format

- ◆ I-I0 bytes of information read from memory
 - o Can determine instruction length from first byte
 - Not as many instruction types, and simpler encoding than with x86-64
- Each accesses and modifies some part(s) of the program state







Encoding Registers

☐ Each register has 4-bit ID

%rax	0
%rcx	1
%rdx	2
%rbx	3
%rsp	4
%rbp	5
%rsi	6
%rdi	7

%r8	8	
%r9	9	
%r10	А	
%r11	В	ĺ
%r12	С	ĺ
%r13	D	ĺ
%r14	Ε	
No Register	F	

- ◆ Same encoding as in x86-64
- □ Register ID 15 (0xF) indicates "no register"
 - ♦ Will use this in our hardware design in multiple places

Instruction Example

Addition Instruction

Encoded Representation


addq rA, rB

6 0 **rA rB**

Generic Form

- Add value in register rA to that in register rB
 - Store result in register rB
 - Note that Y86-64 only allows addition to be applied to register data
- Set condition codes based on result
- e.g., addq %rax, %rsi Encoding: 60 06
- Two-byte encoding
 - First indicates instruction type
 - Second gives source and destination registers


Arithmetic and Logical Operations



☐ Refer to generically as "OPq"

- Encodings differ only by "function code"
 - ◆ Low-order 4 bytes in first instruction word
- ☐ Set condition codes as side effect

Move Operations



- ◆ Like the x86-64 movq instruction
- Simpler format for memory addresses
- Give different names to keep them distinct

Move Instruction Examples

X86-64 Y86-64

movq \$0xabcd, %rdx irmovq \$0xabcd, %rdx

Encoding: 30 f2 cd ab 00 00 00 00 00 00

movq %rsp, %rbx rrmovq %rsp, %rbx

Encoding: 20 43

movq -12(%rbp),%rcx mrmovq -12(%rbp),%rcx

Encoding: 50 15 f4 ff ff ff ff ff ff

movq %rsi,0x41c(%rsp) rmmovq %rsi,0x41c(%rsp)

Encoding: 40 64 1c 04 00 00 00 00 00 00

Conditional Move Instructions

Move Unconditionally

rrmovq rA, rB

2 0 **rA rB**

Move When Less or Equal

cmovle rA, rB

2 1 **rA rB**

Move When Less

cmov1 rA, rB

2 2 **rA rB**

Move When Equal

cmove rA, rB

2 3 **rA rB**

Move When Not Equal

cmovne rA, rB

2 4 rA rB

Move When Greater or Equal

cmovge rA, rB

2 5 **rA rB**

Move When Greater

cmovg rA, rB

2 6 **rA rB**

- ☐Refer to generically as "cmovXX"
- ☐ Encodings differ only by "function code"
- ☐Based on values of condition codes
- □Variants of **rrmovq** instruction
 - (Conditionally) copy value from source to destination register

Jump Instructions

Jump (Conditionally)

jxx Dest
7 fn


Dest

- □ Refer to generically as "jXX"
- Encodings differ only by "function code" fn
- Based on values of condition codes
- ☐ Same as x86-64 counterparts
- Encode full destination address
 - ◆ Unlike PC-relative addressing seen in x86-64

Jump Instructions

Jump Unconditionally				
jmp Dest	7 0	Dest		
Jump When I	Less or	Equal		
jle Dest	7 1	Dest		
Jump When Less				
j1 Dest	7 2	Dest		
Jump When Equal				
je Dest	7 3	Dest		
Jump When I	Jump When Not Equal			
jne Dest	7 4	Dest		
Jump When Greater or Equal				
jge Dest	7 5	Dest		
Jump When Greater				
jg Dest	7 6	Dest		

Y86-64 Program Stack



- Region of memory holding program data
- Used in Y86-64 (and x86-64) for supporting procedure calls
- Stack top indicated by %rsp
 - Address of top stack element
- Stack grows toward lower addresses
 - Top element is at highest address in the stack
 - When pushing, must first decrement stack pointer
 - After popping, increment stack pointer

Stack Operations



- ◆ Decrement %rsp by 8
- Store word from rA to memory at %rsp
- ◆ Like x86-64



- ◆ Read word from memory at %rsp
- Save in rA
- ◆ Increment %rsp by 8
- ◆ Like x86-64

Subroutine Call and Return



- ◆ Decrement %rsp by 8
- Store word from rA to memory at %rsp
- ◆ Like x86-64

ret 9 0

- ◆ Pop value from stack
- Use as address for next instruction
- ◆ Like x86-64

Miscellaneous Instructions



Don't do anything



- Stop executing instructions
- ◆ x86-64 has comparable instruction, but can't execute it in user mode
- ◆ We will use it to stop the simulator
- Encoding ensures that program hitting memory initialized to zero will halt

Status Conditions

Mnemonic	Code
AOK	1

♦ Normal operation

Mnemonic	Code
HLT	2

◆ Halt instruction encountered

Mnemonic	Code
ADR	3

◆ Bad address (either instruction or data) encountered

Mnemonic	Code
INS	4

◆ Invalid instruction encountered

□ Desired Behavior

- If AOK, keep going
- Otherwise, stop program execution


Writing Y86-64 Code

☐ Try to Use C Compiler as Much as Possible

- Write code in C
- lack Compile for x86-64 with gcc -0g -S
- ◆ Transliterate into Y86-64
- Modern compilers make this more difficult

Coding Example

Find number of elements in null-terminated list



Y86-64 Code Generation Example

☐First Try

Write typical array code

```
/* Find number of elements in
   null-terminated list */
long len(long a[])
{
  long len;
  for (len = 0; a[len]; len++)
   ;
  return len;
}
```

◆ Compile with gcc -Og -S

□ Problem

- ♦ Hard to do array indexing on Y86-64
 - Since don't have scaled addressing modes

```
L3:
    addq $1,%rax
    cmpq $0, (%rdi,%rax,8)
    jne L3
```

Y86-64 Code Generation Example #2

□Second Try

 Write C code that mimics expected Y86-64 code

```
long len2(long *a)
{
    long ip = (long) a;
    long val = *(long *) ip;
    long len = 0;
    while (val) {
        ip += sizeof(long);
        len++;
        val = *(long *) ip;
    }
    return len;
}
```

□Result

- Compiler generates exact same code as before!
- Compiler converts both versions into same intermediate form

Y86-64 Code Generation Example #3

```
len:
   irmovg $1, %r8  # Constant 1
   irmovq $8, %r9 # Constant 8
   irmovq $0, %rax  # len = 0
   mrmovq (%rdi), %rdx # val = *a
   andq %rdx, %rdx # Test val
                    # If zero, goto Done
   ie Done
Loop:
   addq %r8, %rax # len++
   addq %r9, %rdi # a++
   mrmovq (%rdi), %rdx # val = *a
   andq %rdx, %rdx # Test val
                    # If !0, goto Loop
   jne Loop
Done:
   ret
```

Register	Use
%rdi	a
%rax	len
%rdx	val
% r8	1
%r9	8

Y86-64 Sample Program Structure #1

```
init:
                     # Initialization
  call Main
  halt
   .align 8
                    # Program data
array:
                    # Main function
Main:
  call len
len:
                     # Length function
             # Placement of stack
   .pos 0x100
Stack:
```

- Program starts at address 0
- Must set up stack
 - Where located
 - Pointer values
 - Make sure don't overwrite code!
- Must initialize data

Y86-64 Program Structure #2

```
init:
     # Set up stack pointer
     irmovq Stack, %rsp
     # Execute main program
     call Main
     # Terminate
     halt
# Array of 4 elements + terminating 0
      .align 8
Array:
      .quad 0x000d000d000d000d
      .quad 0x00c000c000c000c0
      .quad 0x0b000b000b000b00
      .quad 0xa000a000a000a000
      .quad 0
```

- Program starts at address 0
- Must set up stack
- Must initialize data
- Can use symbolic names

Y86-64 Program Structure #3

```
Main:
irmovq array,%rdi
# call len(array)
call len
ret
```

■ Set up call to len

- ◆ Follow x86-64 procedure conventions
- Push array address as argument

Assembling Y86-64 Program

unix> yas len.ys

- ◆ Generates "object code" file len.yo
 - Actually looks like disassembler output

```
0 \times 054:
                           I len:
0x054: 30f80100000000000000 |
                               irmovq $1, %r8
                                                      # Constant 1
                               irmovq $8, %r9
0x05e: 30f90800000000000000 |
                                                      # Constant 8
irmovq $0, %rax
                                                      \# len = 0
                               mrmovq (%rdi), %rdx # val = *a
0 \times 07c: 6222
                               andq %rdx, %rdx
                                                      # Test val
0x07e: 73a000000000000000
                                                      # If zero, goto Done
                               je Done
0 \times 087:
                           | Loop:
0 \times 087 : 6080
                               addq %r8, %rax
                                                      # len++
                                                      # a++
                               addq %r9, %rdi
0 \times 089 : 6097
0x08b: 502700000000000000000 |
                               mrmovq (%rdi), %rdx
                                                      # val = *a
                                                      # Test val
0 \times 095: 6222
                               andq %rdx, %rdx
                                                      # If !0, goto Loop
0 \times 097: 748700000000000000
                               jne Loop
0x0a0:
                           | Done:
0x0a0: 90
                               ret
```

Simulating Y86-64 Program

unix> yis len.yo

- ◆ Instruction set simulator
 - Computes effect of each instruction on processor state
 - Prints changes in state from original

```
Stopped in 33 steps at PC = 0x13. Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
%rax:
       0 \times 00000000000000004
%rsp:
      0 \times 0000000000000100
%rdi:
      0 \times 0000000000000000
                            0 \times 0000000000000038
%r8:
       0 \times 00000000000000001
8r9:
       Changes to memory:
0x00f0: 0x0000000000000000
                            0 \times 0000000000000053
0x00f8: 0x000000000000000
                            0 \times 0000000000000013
```

CISC Instruction Sets

- Complex Instruction Set Computer
- ♦ IA32 is example

☐ Stack-oriented instruction set

- Use stack to pass arguments, save program counter
- Explicit push and pop instructions

■ Arithmetic instructions can access memory

- addq %rax, 12(%rbx,%rcx,8)
 - o requires memory read and write
 - Complex address calculation

Condition codes

Set as side effect of arithmetic and logical instructions

Philosophy

Add instructions to perform "typical" programming tasks

RISC Instruction Sets

- Reduced Instruction Set Computer
- Internal project at IBM, later popularized by Hennessy (Stanford) and Patterson (Berkeley)

□ Fewer, simpler instructions

- Might take more to get given task done
- Can execute them with small and fast hardware

■ Register-oriented instruction set

- Many more (typically 32) registers
- Use for arguments, return pointer, temporaries

Only load and store instructions can access memory

Similar to Y86-64 mrmovq and rmmovq

■ No Condition codes


Test instructions return 0/1 in register

MIPS Registers

¢0	<u> </u>	Constant 0	646	C-0	_	1
\$0	\$0	Constant	\$16	\$ s0		
\$1	\$at	Reserved Temp.	\$17	\$s1		
\$2	\$v0	1 Return Values	\$18	\$s2		Callee Save
\$3	\$v1		\$19	\$s3	3	Temporaries:
\$4	\$a0	1	\$20	\$s4		May not be
\$5	\$a1	Procedure arguments	\$21	\$s5		overwritten by called procedures
\$6	\$a2	Trocedure digunients	\$22	\$s6		canca procedures
\$7	\$a3		\$23	\$s7		
\$8	\$t 0		\$24	\$t 8		Caller Save Temp
\$9	\$t 1		\$25	\$t 9		
\$10	\$t 2	Caller Save	\$26	\$k0		Reserved for
\$11	\$t 3	Temporaries: May be overwritten by called procedures	\$27	\$k1		Operating Sys
\$12	\$t 4		\$28	\$gp		Global Pointer
\$13	\$t 5		\$29	\$sp		Stack Pointer
\$14	\$t 6		\$30	\$s8		Callee Save Temp
\$15	\$t 7		\$31	\$ra		Return Address
		=	_			-

MIPS Instruction Examples

R-R



R-I

Op	Ra	Rb	Immediate
addu \$3,\$2, 3145		5 # Im	mediate add: \$3 = \$2+3145
sll \$3,	\$2,2	# Sh	ift left: \$3 = \$2 << 2

Branch

Op	Ra	Rb	Offset	
beq \$3,\$2,dest		# Br	canch when \$3 = \$2	

Load/Store

Op	Ra	Rb	Offset		
lw \$3,1	lw \$3,16(\$2)		# Load Word: \$3 = M[\$2+16]		
sw \$3,1	6 (\$2)	# St	core Word: M[\$2+16] = \$3		

CISC vs. RISC

Original Debate

- Strong opinions!
- CISC proponents---easy for compiler, fewer code bytes
- RISC proponents---better for optimizing compilers, can make run fast with simple chip design

Current Status

- For desktop processors, choice of ISA not a technical issue
 - With enough hardware, can make anything run fast
 - Code compatibility more important
- x86-64 adopted many RISC features
 - More registers; use them for argument passing
- ◆ For embedded processors, RISC makes sense
 - Smaller, cheaper, less power
 - Most cell phones use ARM processor

Summary

□ Y86-64 Instruction Set Architecture

- Similar state and instructions as x86-64
- Simpler encodings
- Somewhere between CISC and RISC

■ How Important is ISA Design?

- Less now than before
 - O With enough hardware, can make almost anything go fast

Today

- Overview
- **□** Y86-64 Instruction Set Architecture
- Logic Design

Overview of Logic Design


□ Fundamental Hardware Requirements

- Communication
 - How to get values from one place to another
- Computation
- Storage

■ Bits are Our Friends


- Everything expressed in terms of values 0 and 1
- ◆ Communication
 - Low or high voltage on wire
- Computation
 - Compute Boolean functions
- Storage
 - Store bits of information

Digital Signals




- Use voltage thresholds to extract discrete values from continuous signal
- ◆ Simplest version: I-bit signal
 - Either high range (1) or low range (0)
 - With guard range between them
- Not strongly affected by noise or low-quality circuit elements
 - O Can make circuits simple, small, and fast


Computing with Logic Gates



- Outputs are Boolean functions of inputs
- Respond continuously to changes in inputs
 - With some, small delay




Combinational Circuits



■ Acyclic Network of Logic Gates

- Continuously responds to changes on primary inputs
- Primary outputs become (after some delay) Boolean functions of primary inputs

Bit Equality



HCL Expression


bool eq = (a&&b) | | (!a&&!b)

♦ Generate I if a and b are equal


□ Hardware Control Language (HCL)

- Very simple hardware description language
 - Boolean operations have syntax similar to C logical operations
- We'll use it to describe control logic for processors

Word Equality



Word-Level Representation




HCL Representation

bool Eq =
$$(A == B)$$

- ◆ 64-bit word size
- ◆ HCL representation
 - Equality operation
 - o Generates Boolean value

Bit-Level Multiplexor




HCL Expression


bool out = $(s&&a) \mid | (!s&&b)$

- Control signal s
- Data signals a and b
- ◆ Output a when s=1, b when s=0

Word Multiplexor



Word-Level Representation



HCL Representation

```
int Out = [
    s : A;
    1 : B;
];
```


- Select input word A or B depending on control signal s
- ◆ HCL representation
 - Case expression
 - Series of test: value pairs
 - Output value for first successful test

HCL Word-Level Examples

Minimum of 3 Words


- Find minimum of three input words
- ◆ HCL case expression
- ♦ Final case guarantees match

4-Way Multiplexor




- Select one of 4 inputs based on two control bits
- ♦ HCL case expression
- Simplify tests by assuming sequential matching

Arithmetic Logic Unit





- ◆ Combinational logic
 - Continuously responding to inputs
- Control signal selects function computed
 - Corresponding to 4 arithmetic/logical operations in Y86-64
- Also computes values for condition codes

Storing I Bit




Bistable Element








Storing I Bit (cont.)

Bistable Element












Storing and Accessing I Bit

Bistable Element







Resetting




Setting




Storing




I-Bit Latch



Latching




Storing




Transparent I-Bit Latch

Latching









- When in latching mode, combinational propagation from D to Q+ and Q-
- Value latched depends on value of D as C falls


Edge-Triggered Latch





- Only in latching mode for brief periodRising clock edge
- Value latched depends on data as clock rises
- Output remains stable at all other times

Registers




- Stores word of data
 - O Different from program registers seen in assembly code
- ◆ Collection of edge-triggered latches
- Loads input on rising edge of clock

Register Operation




- Stores data bits
- For most of time acts as barrier between input and output
- As clock rises, loads input


State Machine Example



- Accumulator circuit
- ◆ Load or accumulate on each cycle




Random-Access Memory



- Stores multiple words of memory
 - Address input specifies which word to read or write
- Register file
 - Holds values of program registers
 - %rax, %rsp, etc.
 - Register identifier serves as address
 - ID 15 (0xF) implies no read or write performed
- Multiple Ports
 - Can read and/or write multiple words in one cycle
 - Each has separate address and data input/output

Register File Timing




Reading

- ◆ Like combinational logic
- Output data generated based on input address
 - After some delay

Writing

- Like register
- Update only as clock rises



Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

Data Types

- ♦ bool: Boolean
 - o a, b, c, ...
- int:words
 - A, B, C, ...
 - O Does not specify word size---bytes, 64-bit words, ...

Statements

- ♦ bool a = bool-expr ;

HCL Operations

Classify by type of value returned

Boolean Expressions

- Logic Operations
 - o a && b, a || b, !a
- Word Comparisons
 - O A == B, A != B, A < B, A <= B, A >= B, A > B
- Set Membership
 - O A in { B, C, D }
 - Same as A == B | | A == C | | A == D

■ Word Expressions

- Case expressions
 - o [a : A; b : B; c : C]
 - O Evaluate test expressions a, b, c, ... in sequence
 - Return word expression A, B, C, ... for first successful test

Summary

Computation

- Performed by combinational logic
- Computes Boolean functions
- Continuously reacts to input changes

■ Storage

- Registers
 - Hold single words
 - Loaded as clock rises
- Random-access memories
 - Hold multiple words
 - Possible multiple read or write ports
 - Read word when address input changes
 - Write word as clock rises