

Towards Plug and Play: Cyber-Physical Components and Automatic Verification

Валерий Вяткин
17 августа 2020 г.


Valeriy.Vyatkin@gmail.com



Plan of the lecture


- Component architecture for CPS
 - Examples
 - Automatic system generation
- The challenge of testing
- Formal verification
- Closed-loop verification
- Integrated tool chains

Distributed Component Architecture of IEC 61499




Function block

Function Block Interface



Function Block Interface explicitly declares input/output events and variables of a function block.

State machine implementation




Behavior of a Basic Function Block is implemented by an execution control chart. Textual algorithms can be invoked upon entering a state.




Legacy code

```
IF state_door = state_closed THEN
  IF doOpen0 THEN
    state_door := state_opening_0;
  ELSIF doOpen1 THEN
    state_door := state_opening_1;
  ELSIF doOpen2 THEN
    state_door := state_opening_2;
  END IF;
ELSIF state_door = state_opening_0 THEN
  open0:=TRUE;
  IF NOT doorClosed0 THEN
    state_door:=state_open;
  END IF;
ELSIF state_door = state_opening_1 THEN
  open1:=TRUE;
  IF NOT doorClosed1 THEN
    state_door:=state_open;
  END IF;
ELSIF state_door = state_opening_2 THEN
  open2:=TRUE;
  IF NOT doorClosed2 THEN
    state_door:=state_open;
  END IF;
ELSIF state_door = state_open THEN
  t1.IN:=TRUE;
  t1.FI:=T#35;
  t1();
  IF t1.Q THEN
    t1.IN:=FALSE;
    t1();
    state_door:=state_closing;
  END IF;
ELSIF state_door = state_closing THEN
  open0:=FALSE;
  open1:=FALSE;
  open2:=FALSE;
  IF allClosed THEN
    state_door:=state_closed;
  END IF;
END IF;
```


IEC61499: seamless distribution



Communicating state-machines



Composition of CPCA



VDMA demonstrator

Integrates components of 25 vendors




High-level control: Communicating state machines connected via message passing

Transport: OPC-UA





- https://www.youtube.com/watch?v=kT_3IHimNyc
- Same, but live: <https://www.youtube.com/watch?v=QQwclcrONMc>


CPSC implemented with FBs




Two independent processes





Intersecting cylinders: Mutual Exclusion




Four cylinders




Central Orchestration








Automatic Generation Flow




This diagram illustrates a complex network of mechanical and electrical systems within a building. It features a series of vertical shafts and horizontal ducts. A red circle highlights a specific section of the ductwork on the right side of the diagram.



Scaling



How do we test automation software?




Validation of this code using simulation or in real plant is almost the same

How do we test automation software?

Functional Testing

Use of Digital Twin for Testing

NxtStudio Engineering Environment



Soft PLC

OPC-UA
gateway

CIROS simulator

OPC-UA
server

OPC-UA
server

OPC-DA
client


Motivation – Why Formal Methods?

Lack of proper control software verification techniques has led to a number of spectacular technical failures. For example, Ariane 5 launch in 1995




- 64 bit floating point value converted to a 16 bit integer, resulting in overflow and ultimately system shut down
- Engineers thought such a situation will never occur
- **Results in loss of US\$375 – US\$800 million**

Energy: Russian space shuttle carrier




Airport baggage handling



- 30 million bags were temporarily lost by airlines in 2005, and 200,000 of those bags were never reunited with their owners, due to baggage mismanagement and not enough Verification & Validation(V&V)
- Airlines and airports have lost between US\$1.6 million to US\$2.0 million every year in last 6 years. Rate of increase is 12%

Airport baggage handling



Due to inadequate V&V, there have been delays in delivery of the baggage handling systems to airports, **resulting in losses estimated at US\$1 million a day – Denver Airport BHS**

Airbus A400M

An Airbus A400M crashed in May, 2015 killing four crew members after three out of four engines failed after data was '*accidentally*' deleted on three of the four engines.




<http://www.computerworld.com/article/2933491/security0/vital-engine-software-files-accidentally-wiped-linked-to-fatal-a400m-plane-crash.html>

What about nuclear power plants ?




Limits of Simulation




Every simulation run “plays” only one possible behaviour scenario out of the many possible ones.

It is time consuming or impossible to check all of them to ensure safe behaviour of the system




Formal verification tools can explore the complete state-space of the model

Formal Verification of CPS




CPS




Closed-loop formal model of CPS

EF (BACK and FWD)





The Model Checker





State space of the CPS



Closed – loop Modelling






Model of Plant




Closed-loop model in Net Condition-Event Systems



Complexity of Model vs. Complexity of Behaviour



Framework for Formal Methods in Automation (H.-M. Hanisch Diagram)



Challenges for Formal Verification

Who needs it?

- Only nuclear industry in Finland firmly requires it

Complexity

- Of model-checking
- Of model-creation
- Symbolic model-checking of large models


User-friendliness

- Model-generation
- Requirements
- Interpretation of counter-examples
- Integration to the routines

Trust to models

...

Prototype of IDE with Formal Verification




Reachability graph with a path to a state (counterexample) highlighted

Some state transitions have a non-zero time duration (plant), while others have no duration (controller).



Each operation in controller corresponds to one state transition


VEDA in work




Executable model

Formal model






Tool: fb2smv



C# .NET 4.0 / MSVS 2015


Case study: FESTO MPS 500 processing station



State	-1.336	-1.337	-1.338
AddWorkpiece	FALSE	FALSE	FALSE
DGmin	500	500	200
Drill_State	AtTop	AtTop	AtTop
Drill_Di	500	0	500
Drill_Do	500	500	500
rotateTurntable	FALSE	FALSE	FALSE
testerExtend	FALSE	FALSE	FALSE
TurnTable_Di	500	0	500
TurnTable_Do	500	500	500

	-1.350	-1.351	-1.352
	FALSE	FALSE	FALSE
	200	200	0
	AtTop	AtTop	AtTop
	500	300	300
	500	500	300
	FALSE	FALSE	FALSE
	FALSE	FALSE	FALSE
	500	300	300
	500	500	300

Model-checking with fb2smv



Property of the system (IFM) to safely cope with unpredicted changes, e.g.

- Equipment failure (IFM devices, AMU, communication, **ROB3**
ROB4, ROB5)
- Invalid/unknown inputs (sampling data, **ROB3**)
- Unexpected disturbances in the system (**ROB1, ROB2**)
- Intentional attacks (**ROB3, ROB4**)

Specifications

SPEC EF alpha
SPEC EF beta
SPEC AG (alpha -> AF (beta))
SPEC EF Z1DP_alpha
SPEC EF Z1DP_beta
SPEC EF Z2DP_alpha
SPEC EF Z2DP_beta

Model in SMV
language

NuSMV Model Checker

```

% NUSMVue.exe -int
*** Enabled addons are: compass
*** For more information on NUSMV see <http://nusmv.fbk.eu>
*** or email to <nusmv-users@list.fbk.eu>
*** Please report bugs to <nusmv-users@fbk.eu>
***
*** Copyright (c) 2010, Fondazione Bruno Kestler
***
*** This version of NUSMV is linked to the CUDD library version 2.4.1
*** Copyright (c) 1995-2004, Regents of the University of Colorado
***


# NUSMV Model Checker


*** Copyright (c) 2005-2005, Niklas Een, Niklas Sorensson
***
*** This version of NUSMV is linked to the zchaff SAT
*** solver (see <http://www.princeton.edu/~zchaff/zchaff.html>).
*** Zchaff is used in Bounded Model Checking when the
*** option variable "sat_solver" is set to "zchaff".
*** Notice that zchaff is for non-commercial purposes only.
*** NO OTHER USE OR MODIFICATION IS PERMITTED WITHOUT WRITTEN
*** PERMISSION FROM PRINCETON UNIVERSITY.
*** Please contact Sharad Malik (smalik@princeton.edu)
*** for details.
% NUSMV >

```



Counter-example interpretation

