

S⁺core7 Programming Guide

V1.4 - Mar 22, 2007



Important Notice

Sunplus Technology reserves the right to change this documentation without prior notice. Information provided by Sunplus Technology is believed to be accurate and reliable. However, Sunplus Technology makes no warranty for any errors which may appear in this document. Contact Sunplus Technology to obtain the latest version of device specifications before placing your order. No responsibility is assumed by Sunplus Technology for any infringement of patent or other rights of third parties which may result from its use. In addition, Sunplus products are not authorized for use as critical components in life support devices/ systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of Sunplus.



Table of Content

PAGE 1.1 Instruction Set Forms 12 addix 19 addisx 20 addrix 21 andx 22 andix 23 andrix 25 bittst.c 29 ceinst 34 extshx 46 extzbx 47



extzhx	48
jx	49
lcb	50
lcw	52
lce	53
lb	55
lb (post-index)	56
lb (pre-index)	57
lbu	58
lbu (post-index)	59
lbu (pre-index)	60
ldex	61
ldi	62
ldis	63
lh	64
lh (post-index)	65
lh (pre-index)	66
lhu	67
lhu (post-index)	68
lhu (pre-index)	69
lw	70
lw (post-index)	71
lw (pre-index)	72
mfcex	73
mfcr	75
mfcx	77
mfccx	78
mfsr	79
mtcex	80
mtcr	81
mtcx	82
mtccx	83
mtsr	84
mv{cond}	85
mul	87
mulu	88
negx	89



nop	90
notx	91
orx	92
orix	93
orisx	94
orrix	95
pflush	96
rolx	97
rolix	99
rolc.c	101
rolic.c	103
rorx	105
rorix	107
rorc.c	109
roric.c	111
rte	113
scb	114
scw	116
sce	117
sdbbp	119
sllx	120
sllix	121
srax	122
sraix	123
srlx	124
srlix	125
sb	126
sb (post-index)	127
sb (pre-index)	128
sh	129
sh (post-index)	130
sh (pre-index)	131
sleep	132
sw	133
sw (post-index)	134
SW	
stcx	



	subx	137
	subcx	
	syscall	
	t{cond}	140
	trap{cond}	
	xorx	144
2.2	2 16-Bit Instruction Set	145
	add!	146
	addc!	
	addei!	
	and!	149
	b{cond}!	
	bittst!	
	br{cond}!	152
	cmp!	
	jx!	
	lbu!	
	lbup!	
	lh!	
	lhp!	158
	ldiu!	
	lw!	
	lwp!	161
	mlfh!	
	mhfl!	
	mv!	164
	neg!	
	nop!	166
	not!	167
	or!	168
	pop!	169
	push!	
	sdbbp!	171
	sll!	172
	slli!	173
	srli!	174
	sra!	175



	srl!	176
	sb!	177
	sbp!	178
	sh!	179
	shp!	180
	sw!	181
	swp!	182
	sub!	183
	subei!	184
	t{cond}!	185
	xor!	187
2.3	Synthetic Instruction Set	188
	subrix	188
	subix	189
	subisx	190
	li	191
	la	192
	lb	193
	lbu	194
	lh	195
	lhu	196
	lw	197
	sb	198
	sh	199
	SW	200
	mul	201
	mulu	202
	div	203
	divu	204
	rem	205
	remu	206
CN	W. COMPNED FOR G. CORD	205
GN	IU COMPILER FOR S+CORE	207
3.1	Command Line Options	207
3.2	S ⁺ core7 C Compiler Basic Data Types	208
3.3	S ⁺ core7 C Compiler Calling Convention	209
3.4	Using Inline Assembly	210
	3.4.1 Assembler Instructions with C Expression Operands	211

3



		3.4.2	Basic Inline Assembly	.211
		3.4.3	Extended Inline Assembly	.211
		3.4.4	Assembler Template	.211
		3.4.5	Operands	.211
		3.4.6	Commonly Used Constraints	212
		3.4.7	Clobber List	213
4	GN	U ASSE	MBLER FOR S+CORE	. 214
	4.1	Comma	and Line Options	214
	4.2	Assemb	oly Language Syntax	214
	4.3	Assemb	oler Directive	215
	4.4	S ⁺ core	Specific Directives	219
	4.5	Section	s and Relocationss	221
5	GN	U LINK	ER FOR S ⁺ CORE	. 224
	5.1	Comma	and Line Options	. 224
6	API	PENDIX	Z	. 225
	6.1	Instruct	tion Index	. 225
	6.2	Instruct	tion Alphabet Table	229
	6.3	Assemb	oler Directive Index	232
	6.4	Enhanc	ed MAC Instruction	234
		6.4.1	32-Bit Instruction.	234
			mtcex	234
			mfcex	236
			div	238
			divu	239
			mul	240
			mul.f	241
			mulu	242
			mad	243
			madu	244
			mad.f	245
			msb	246
			msbu	247
			msb.f	248
			mazl	249
			mazl.f	250



madl	251
madl.fs	252
mszl	253
mszl.f	254
msbl	255
msbl.fs	256
mazh	257
mazh.f	258
madh	259
madh.fs	260
mszh	261
mszh.f	262
msbh	263
msbh.fs	264
min	265
max	266
add.s	267
sub.s	268
abs	269
abs.s	270
bitrev	271
clz	272
sll.s	273
16-Bit Instruction	274
mtcel!	274
mtceh!	275
mfcel!	276
mfceh!	277
mul.f!	278
mulu!	279
mad.f!	280
madu!	281
msb.f!	282
msbu!	283
mazl.f!	284
mazh.f!	285
madl.fs!	286

6.4.2



		madh.fs!	287
		mszl.f!	288
		mszh.f!	289
		msbl.fs!	290
		msbh.fs!	291
6.5	Data D	ependency Rules	292
	6.5.1	Required Software Bubbles	. 292
	6.5.2	Recommended Bubbles	. 296
6.6	The S ⁺	core Processor and System V ABI	299
	6.6.1	Machine Interface	. 299
	6.6.2	Function Calling Sequence	. 303
6.7	Reloca	tion	306
	6.7.1	Relocation Fields	. 306
	6.7.2	Relocation Types	. 307
6.8	Refere	nce	308



Revision History

Revision	Date	Ву	Remark
1.0	2005/07/05	J.Y Wu	First Edition
1.1	2006/01/29	Pei-Lin Tsai	Second Edition
1.2	2006/04/21	C.Y. Lee	Third Edition: added enhanced MAC.
1.3	2006/06/05	Pei-Lin Tsai	Forth Edition: added data dependency rules
1.4	2007/03/22	Ya-min Chang	Fifth Edition: revised LCB, LCW, LCE, SCB, SCW, SCE; Br{cond}! mv
		Pei-Lin Tsai	table
			Added 6.6 S⁺core ABI
			Added 6.7 S⁺core Relocation
			Added 3.4 Using Inline Assembly
			Added 4.3 S ⁺ core Specific Directives



1 Instruction Formats

1.1 Instruction Set Forms

The S⁺core processor has 32-bit and 16-bit instruction modes. The two P bits located at 31st and 15th are used to distinguish the instruction mode as shown in Fig 1-1. Therefore the instruction width is 30 bits for 32-bit instruction and 15 bits for 16-bit instruction.




Fig 1-1 Position of P-bit

Fig 1-2 shows the instruction fields of S⁺core processor after the P bits are truncated. Bits 29~25 specify the main opcode in 32-bit instruction and bits 14~12 specify the main opcode in 16-bit instruction. Many instructions also have an extended sub-opcode. The remaining bits of the instruction contain one or more fields for different instruction formats.

	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
J-form			OP													Di	sp24	(lmn	1)											LK
BC-form			OP					[Disp	[18:9	9] (Ir	nm)						ВС					Di	sp[8	3:0]	(lmm	1)			LK
Special-form			OP					rD					rA					rB			0	0	0			fun	с6			CU
I-form			OP				rD (D, S	31)		fı	unc3	3							lmm	116	(S2))							CU
RI-form			OP				r۵) (D)			r/	(S1)							lmr	n14	(S2)							CU
RIX-form			OP				r۵) (D)			r/	(S1)						lmn	ո12	(S2))					fu	ınc3	
CENew			OP				U	SD1			rA (optional)					rB (optio	nal)			ι	JSD2	2			f	func5			
CR-form			OP					rD					CR			0	0	0	0	0	0	0	CI	₹_0	Р	func	:2	Ш	0	ΜI
coprocessor	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
mtc/mfc			OP					rD					CrA		П	0	0	0	0	0	0	0	0	0	0	CP#	1	Su	b-O	Р
ldc/stc			OP				rD			CrA				lmm10							CP#	CP# Sub-OP			Р					

CrB

15 bit

OP

	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
B <cond>x</cond>		OP			EC)				Dis	sp8(l	mm)		
J-form		OP					С)isp1	1(lm	nm)					LK
R-form		OP			rDç	j 0			rAg	0			fund	24	
I-form-1		OP			rDç	₃ 0			In	nm5			fu	ınc3	3
I-form-2		OP			rD	j 0					lmm	18			

CrD

0 don't care

CP#

Sub-OP

COP-Code

Fig 1-2 S⁺core Instruction Fields

CrA



1.2 Instruction Fields

Table 1-1 shows the naming convention and description of instruction fields for S+core processor.

Table 1-1 Instruction fields

Field	Naming Convention	Description
OP	Opcode	The main opcode of the instruction set.
func	Function Code	Extended function code.
		0: Don't update the condition flag
CU	Condition Undata	1: Update the condition flag.
CO	Condition Update	If the suffix ".c" is added to a 32-bit instruction, the CU bit of
		that instruction would be set to 1.
		0: Don't update the link register (r3)
LK	Link	1: Update the link register (r3).
LIX	LIIIK	If true, the PC of next instruction (PC+4/PC+2) would be
		stored into link register (r3) after a branch or a jump.
		Bit number for bit operation instructions.
BN	Bit Number	A 5-bit immediate that specifies the bit in rA that is to be
		modified by a bit operation instruction.
		Execution condition code for conditional execution
EC	Execution Condition	instructions.
	Exocution Condition	The encoding of EC field specifies the corresponding condition
		flag check shown in Table 2-8 (p. 85).
		Test condition code for T flag updating instructions.
		The 2-bit encoding of TC field specifies the corresponding
TC	Test Condition	condition flag check: 2'b00 specifies Z flag check; 2'b01, N
		flag check; 2'b10, unconditionally set T flag. The T flag is set
		according to the condition flag check result.
		Shift amount for shift/rotate instructions.
SA	Shift Amount	A 5-bit immediate that specifies the shift/rotate amount of a
		shift/rotate instruction.
		Branch Condition code for conditional branch instructions.
BC	Branch Condition	The encoding of BC field specifies the corresponding condition
		flag check shown in Table 2-1 (p. 26).
rD	Destination Register	Destination general-purpose register (GPR)
rA, rB	Source Register	Source general-purpose register (GPR)
g0	Lower Register	The lower registers of the general-purpose register file.
90	_ono. Regiotoi	Register set g0 contains r0~r15.
g1	Higher Register	The higher registers of the general-purpose register file.
9'	The state of the s	Register set g0 contains r16~r31.
Disp	Signed Branch	Displacement for jump and branch instructions.
2.05	Displacement	Jamp and a salion mondonor
Imm	Immediate	Immediate value



Field	Naming Convention	Description
CR	Control Register	
CR_OP	CR Opcode	Control register instruction opcode.
Out OD	Coprocessor	Extended sub-opcode for distinguishing different coprocessor
Sub-OP	Sub-opcode	instructions.
	User-Defined	User-defined parameter field for extended custom instructions.
USD	Parameter	Field specified by this notation can be either immediate or the
	Farameter	number of a destination register (depends on user definition).
CrA, CrB	Coprocessor Source	
CIA, CIB	Register	
CrD	Coprocessor	
CID	Destination Register	
CP#	Coprocessor Number	Represent which coprocessor instruction is used.
		Coprocessor instruction extended opcode.
COP-Code	Coprocessor Opcode	The coprocessor operation instruction operates according to
		this field.
	Exponent with a radix	Represent the exponent value.
Exp	of 2.	This field indicates the exponent to be added in an "add
	V. 2 .	exponent" instruction.
Spar	Software Parameter	Software parameter used for trap and syscall instructions
(Imm)		which pass it.
Srn	Special Register Number	The n th special register; Sr0 is CNT; Sr1 is LCR; Sr2 is SCR.
Code		Software debug breakpoint code.
Cache_OP	Cache Opcode	The cache instruction operates according to this field.
c	Cian	This bit indicates an "add exponent" instruction (addei!)
S	Sign	performs addition or subtraction.
Н		This bit specifies that CEH register is accessed in move
П		to/from custom engine instruction.
L		This bit specifies that CEL register is accessed in move
L		to/from custom engine instruction.
$rD_{g0,} rD_{g1}$		Destination register belonging to the register set g0 or g1.
rA _{g0,} rA _{g1}		Source register A that belongs to the register set g0 or g1.
X[n:m]		Selection of bits n through m of bit string X.



1.3 CPU Instruction Operation Notations

Symbol	Meaning	Example
k'bX	k-bit binary representation of X value	2'b11 = 3
k'hX	k-bit hexadecimal representation of X value	2'h2a = 42
X[n]	selection of bit n of bit string X	X=2'b10, X[1]=1'b1
X[n:m]	selection of bits n through m of bit string X	X = 6'b111001, X[3:0] = 4'b1001
k{A}	replication of bit value A into a k-bit string	$K = 0, 2\{0\} = 2'b00$
k{X[n]}	replication of bit value X[n] into a k-bit string	$X = 2'b01, 2\{X[1]\} = 2'b00$
k{X[n:m]}	replication of bit value X[n:m] into a (k*(n-m+1))-bit string	$X = 2'b01, 2{X[1:0]} = 4'b0101$
{X, Y}	concatenation of X,Y	X = 2'b11, Y=2'b00, {X, Y} = 4'b1100
SignExtend(X)	sign-extend X to a 32-bit string	X=2'hfe, SignExtend(X) = 4'hfffe
ZeroExtend(X)	zero-extend X to a 32-bit string	X=2'hfe, ZeroExtend(X) = 4'h00fe
Q(X/Y)	Quotient of X divided by Y	Q(5/2) = 2
R(X/Y)	Remainder of X divided by Y	R(5/2) = 1
&	bitwise logical and	X=2'b11, Y=2'b00, X&Y = 2'b00
	bitwise logical or	X=2'b11, Y=2'b00, X Y =2'b11
~	bitwise logical not	X=2'b11, Y = ~X, Y=2'b00
^	bitwise logical xor	$X=2'b11, Y=2'b01, X^Y = 2'b10$
X ^Y	X to the power of Y	10 ³ = 1000
	cond is true if the icc test according to BC field in the	BEQ target
cond	instruction is true	BC = 4'b0000, the corresponding icc test is Z flag test. In this case,
COM		if Z flag is true, cond is true; otherwise, cond is false.
CNT	counter register	
LR	link register, generally as R3	
GPR[Rn]	Rn is a general purpose register	
С	carry flag	



2 Stcore Instruction Set

2.1 32-bit Instruction Set

The 32-bit instruction set is a high-performance instruction set that can achieve the best performance of S⁺core processor. It is a 3-operand operation and has the maximum immediate value.

addx								
Function	ADD							
Form	29 28 27 26 25 OP	24 23 22 21 20 rD		14 13 12 11 10 9		6	5 4 3 func6	2 1 0
	0 0 0 0 0		rA	rB (0 0 0	n	0 1 0	0 0

Syntax

```
add rD, rA, rB (CU = 0) add.c rD, rA, rB (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{TD}} &= \text{GPR}_{\text{rA}} \, + \, \text{GPR}_{\text{rB}}; \\ &\text{If}(\text{CU}) \, \big\{ \\ &\text{N} \, = \, \text{R[31]}; \quad // \, \, \text{R} \, = \, \text{GPR}_{\text{rA}} \, + \, \text{GPR}_{\text{rB}} \\ &\text{Z} \, = \, (\text{R==0})? \, \, 1 \, : \, \, 0; \\ &\text{C} \, = \, \text{carry} \, \, (\text{GPR}_{\text{rA}} \, + \, \text{GPR}_{\text{rB}}); \\ &\text{V} \, = \, \text{overflow} \, \, (\text{GPR}_{\text{rA}} \, + \, \text{GPR}_{\text{rB}}); \\ &\text{\}} \end{split}
```

Usage

```
add r4, r3, r2
add.c r4, r3, r2
```

Description

The addx instruction adds the contents of general-purpose registers rA and rB, and stores the result



to general-purpose register rD.

Exceptions



addcx

Function ADD with Carry

Syntax

```
addc rD, rA, rB (CU = 0)
addc.c rD, rA, rB (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} & \text{GPR}_{\text{TD}} \,=\, \text{GPR}_{\text{rA}} \,+\, \text{GPR}_{\text{rB}} \,+\, \text{C} \\ & \text{If } \,(\text{CU}) \big\{ \\ & \text{N = R [31]; } \,//\,\, \text{R = GPR}_{\text{rA}} \,+\, \text{GPR}_{\text{rB}} \,+\, \text{C} \\ & \text{Z = (R==0)? 1: 0;} \\ & \text{C = carry (GPR}_{\text{rA}} \,+\, \text{GPR}_{\text{rB}} \,+\, \text{C);} \\ & \text{V = overflow (GPR}_{\text{rA}} \,+\, \text{GPR}_{\text{rB}} \,+\, \text{C);} \\ & \} \end{split}
```

Usage

```
addc r4, r3, r2
addc.c r4, r3, r2
```

Description

The addcx instruction adds the contents of general-purpose registers rA and rB with carry flag, and stores the result to general-purpose register rD.

Exceptions

CU

lmm16



addix

Function ADD with Immediate

Form 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

 OP
 rD
 func3

 0 0 0 0 1
 0 0 0

Syntax

```
addi rD, SImm16 (CU = 0) addi.c rD, SImm16 (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<SImm16> Specifies the 16-bit signed immediate value.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} & \text{GPR}_{\text{rD}} = \text{GPR}_{\text{rD}} + \text{SignExtend (Imm16);} \\ & \text{If (CU)} \big\{ \\ & \text{N = R [31];} \quad // \text{ R = GPR}_{\text{rA}} + \text{SignExtend (Imm16)} \\ & \text{Z = (R==0)? 1: 0;} \\ & \text{C = carry (GPR}_{\text{rA}} + \text{SignExtend (Imm16));} \\ & \text{V = overflow (GPR}_{\text{rA}} + \text{SignExtend (Imm16));} \\ & \text{\}} \end{split}
```

Usage

```
addi r4, 0x1234
addi r4, -1
```

Description

The addix instruction adds the content of general-purpose register rD to the sign-extended Imm16, and stores the result to general-purpose register rD.

Exceptions



addisx

Function ADD with Immediate Shifted

Syntax

```
addis rD, Imm16 (CU = 0)
addis.c rD, Imm16 (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<Imm16> Specifies the 16-bit immediate value.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{rD}} &= \text{GPR}_{\text{rD}} \, + \, \{\text{Imm16, 16}\{0\}\}; \\ \text{If (CU)} \{ \\ & \text{N = R [31]; } // \text{R = GPR}_{\text{rA}} \, + \, \{\text{Imm16, 16}\{0\}\} \\ & \text{Z = (R==0)? 1: 0;} \\ & \text{C = carry (GPR}_{\text{rA}} \, + \, \{\text{Imm16, 16}\{0\}\}); \\ & \text{V = overflow (GPR}_{\text{rA}} \, + \, \{\text{Imm16, 16}\{0\}\}); \\ \} \end{split}
```

Usage

```
addis r4, 0x8234
```

Description

The addisx instruction adds the content of general-purpose register rD to the 16-bit left-shifted lmm16, and stores the result to general-purpose register rD.

Exceptions



addrix

Function ADD Register with Immediate

Syntax

```
addri rD, rA, SImm14 (CU = 0) addri.c rD, rA, SImm14 (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<SImm14> Specifies the 14-bit signed immediate value.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} & \text{GPR}_{\text{rD}} = \text{GPR}_{\text{rA}} + \text{SignExtend (Imm14);} \\ & \text{If (CU)} \big\{ \\ & \text{N = R [31];} \quad // \text{ R = GPR}_{\text{rA}} + \text{SignExtend (Imm14)} \\ & \text{Z = (R==0)? 1: 0;} \\ & \text{C = carry (GPR}_{\text{rA}} + \text{SignExtend (Imm14));} \\ & \text{V = overflow (GPR}_{\text{rA}} + \text{SignExtend (Imm14));} \\ & \text{\}} \end{split}
```

Usage

```
addri r4, r3, 0x0123
```

Description

The addrix instruction adds the content of general-purpose register rA to the sign-extended Imm14, and stores the result to general-purpose register rD.

Exceptions



andx								
Function	Logical AND							
Form	29 28 27 26 25	5 24 23 22 21 20	19 18 17 16 15 1	4 13 12 11 10 9	8 7	6 5	4 3	2 1 0
	OP	rD	rA	rB 0	0 0		func6	CU
	0 0 0 0)				0 1	1 0 0	0 0

Syntax

```
and rD, rA, rB (CU = 0) and c rD, rA, rB (CU = 1)
```

where

<rD> Specifies the destination general-purpose register.
<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{rD}} &= \text{GPR}_{\text{rA}} \ \& \ \text{GPR}_{\text{rB}}; \\ &\text{If (CU)} \big\{ \\ &\text{N = R [31]; } // \ \text{R = GPR}_{\text{rA}} \ \& \ \text{GPR}_{\text{rB}} \\ &\text{Z = (R==0)? 1: 0;} \\ \big\} \end{split}
```

Usage

```
and r4, r3, r2
```

Description

The andx instruction bit-wise ands the contents of general-purpose registers rA and rB, and stores the result to general-purpose register rD.

Exceptions



andix

Function Logical AND with Immediate

Form

Syntax

```
andi rD, Imm16 (CU = 0)
andi.c rD, Imm16 (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<Imm16> Specifies the 16-bit unsigned immediate value.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} & \text{GPR}_{\text{rD}} = \text{GPR}_{\text{rD}} \text{ \& ZeroExtend(Imm16);} \\ & \text{If(CU)} \big\{ \\ & \text{N = R[31]; } // \text{ R = GPR}_{\text{rD}} \text{ \& ZeroExtend(Imm16)} \\ & \text{Z = (R==0)? 1 : 0;} \\ & \} \end{split}
```

Usage

```
andi r4, 0x1234
```

Description

The and ix instruction bit-wise ands the content of general-purpose register rD and zero-extended lmm16, and stores the result to general-purpose register rD.

Exceptions



andisx

Function Logical AND with Immediate Shifted

Syntax

```
andis rD, Imm16 (CU = 0)
andis.c rD, Imm16 (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<Imm16> Specifies the 16-bit unsigned immediate value.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{rD}} &= \text{GPR}_{\text{rD}} \ \& \ \{\text{Imm16} \,, \ 16\{0\}\}; \\ \text{If}(\text{CU}) \big\{ \\ & \text{N} &= \text{R[31]}; \ \ // \ \text{R} = \text{GPR}_{\text{rD}} \ \& \ \{\text{Imm16} \,, \ 16\{0\}\} \\ & \text{Z} &= (\text{R==0})? \ 1 \ : \ 0; \\ \end{split}
```

Usage

```
andis r4, 0xabcd
```

Description

The andisx instruction bit-wise ands the content of general-purpose register rD and the 16-bit left-shifted Imm16, and stores the result to general-purpose register rD.

Exceptions



andrix

Function Logical AND Register with Immediate

Syntax

```
andri rD, rA, Imm14 (CU = 0) andri.c rD, rA, Imm14 (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<Imm14> Specifies the 14-bit unsigned immediate value.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{rD}} &= \text{GPR}_{\text{rA}} &\& \text{ZeroExtend(Imm14);} \\ &\text{If(CU)} \big\{ \\ &\text{N = R[31];} \quad // \text{ R = GPR}_{\text{rD}} &\& \text{ZeroExtend(Imm14)} \\ &\text{Z = (R==0)? 1 : 0;} \\ \big\} \end{split}
```

Usage

```
andri r4, r2, 0x0123
```

Description

The andrix instruction bit-wise ands the content of general-purpose register rA and zero-extended Imm14, and stores the result to general-purpose register rD.

Exceptions



b{cond}

Function Branch Conditional

Form

29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

OP Disp[18:9] (Imm) BC Disp[8:0] (Imm) LK

0 0 1 0 0

Syntax

where

{cond} Specifies the branch condition. Table 2-1 shows the 16 condition options that {cond} could be, with their corresponding branch condition (BC) field encoding.

<label> Specifies the branch target symbol name.

<LK> Specifies the link register (r3) updating bit. For b{cond} instruction, the LK bit is always zero.

Table 2-1 BC Field Encoding of Branch Conditional Instruction

		В	С		operation	cf test	Suffix
0	0	0	0	0	branch on carry set (>=unsigned)	С	CS
1	0	0	0	1	branch on carry clear (<unsigned)< td=""><td>~C</td><td>СС</td></unsigned)<>	~C	СС
2	0	0	1	0	branch on (>unsigned)	C & ~Z	GTU
3	0	0	1	1	branch on (<=unsigned)	~C Z	LEU
4	0	1	0	0	branch on (=)	z	EQ
5	0	1	0	1	branch on (!=)	~Z	NE
6	0	1	1	0	branch on (>signed)	(Z = 0) & (N = V)	GT
7	0	1	1	1	branch on (<=signed)	(Z = 1) (N != V)	LE
8	1	0	0	0	branch on (>=signed)	N = V	GE
9	1	0	0	1	branch on (<signed)< td=""><td>N != V</td><td>LT</td></signed)<>	N != V	LT
10	1	0	1	0	branch on -	N	МІ
11	1	0	1	1	branch on +/0	~N	PL
12	1	1	0	0	branch overflow	v	vs
13	1	1	0	1	branch no overflow	~V	VC
14	1	1	1	0	branch on (CNT>0), CNT	CNT>0	CNZ
15	1	1	1	1	branch always	-	AL

Operation

```
if(cond)
    PC = PC<sub>current</sub> + SignExtend({Disp[18:9] | Disp[8:0], 1'b0});
else
    No operation;
```



Usage

beq Label

Description

The $b\{cond\}$ instruction branches to the target address according to the result of condition code test. The branch target address is the sum of the branch displacement (sign-extended 1-bit left-shifted Disp[18:9] | Disp[8:0]) and the address of current program counter.

Exceptions



b{cond}I Function Branch Conditional and Link Form 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OP Disp[18:9] (lmm) BC Disp[8:0] (lmm) LK 0 0 1 0 0 1

Syntax

```
b\{cond\}1 label label (LK = 1)
```

always one.

Label

where

Operation

```
\begin{split} & \text{GPR}_{\text{r3}} = \text{PC}_{\text{current}} + 4; \\ & \text{if(cond)} \\ & \{ \\ & \text{PC} = \text{PC}_{\text{current}} + \text{SignExtend}(\{\text{Disp}[18:9] \mid \text{Disp}[8:0], 1'b0\}); \\ & \} \\ & \text{else} \\ & \text{No operation}; \\ & \textbf{Usage} \end{split}
```

Description

bcsl

The $b\{cond\}1$ instruction branches to the target address according to the result of condition code test, and saves the program counter value of the following instruction into link register. The branch target address is the sum of the branch displacement (sign-extended 1-bit left-shifted Disp[18:9] | Disp[8:0]) and the address of current program counter.

Exceptions



11_	н	7	7	_		-
b	16	ú	4	•	7	76
u		4	æ	•)		٧.

Function Bit Test in Register

Syntax

```
bittst.c rA, BN (CU = 1)
```

where

<rA>
Specifies the source general-purpose register.

<BN> Specifies the location of toggle bit.

<.c> Specifies that the condition flag updating bit (CU) is true. For bit operation instructions, the CU bit is always set to one and the suffix ".c" is added.

Operation

```
N = GPR_{rA} [31]; Z = (GPR_{rA}[BN] == 0)? 1 : 0; 	 // Z = \sim GPR_{rA}[BN]
```

Usage

BITTST.c r2, 0x0a

Description

The bittst.c instruction tests the BN bit of general-purpose register rA and updates the condition flag Z with the test result. The condition flag N is also affected by this instruction.

Exceptions



br{cond}

Function Branch Register Conditional

Syntax

$$br\{cond\}$$
 rA (LK = 0)

where

 $\{{\tt cond}\} \qquad \text{Specifies the branch condition}. \quad \text{Table 2-1 shows the 16 condition options that}$

 $\{ {\it cond} \}$ could be, with their corresponding branch condition (BC) field encoding.

<rA>
Specifies the branch target address register.

<LK> Specifies the link register (r3) updating bit. For $br\{cond\}$ instruction, the LK bit is

always zero.

Operation

```
if(cond)
    PC = GPR<sub>rA</sub>;
else
    No operation;
```

Usage

breq r3

Description

The $br\{cond\}$ instruction branches to an address specified by the branch target address register, according to the result of condition code test.

Exceptions

Instruction Address Error Exception (AdEL-instruction)



br{cond}l

Function Branch Register Conditional and Link

Syntax

$$br\{cond\}1$$
 rA (LK = 1)

where

{cond} Specifies the branch condition. Table 2-1 shows the 16 condition options that {cond} could be, with their corresponding branch condition (BC) field encoding.

<ra><ra>< Specifies the branch target address register.

<LK> Specifies the link register (r3) updating bit. For br{cond}1 instruction, the LK bit is always one.

Operation

```
GPR_{r3} = PC_{current} + 4;
if(cond)
PC = GPR_{rA};
else
No operation;
```

Usage

breql r3

Description

The $br\{cond\}1$ instruction branches to an address specified by the branch target address register, according to the result of condition code test; and saves the program counter of the following instruction into the link register.

Exceptions

Instruction Address Error Exception (AdEL-instruction)



cache						
Function	Cache Opera	tion Instruction	า			
Form	29 28 27 26 25 OP 1 1 0 0 0	cache_op	19 18 17 16 15 rA	14 13 12 11 10 9	8 7 6 5 A	4 3 2 1 0

Syntax

cache cache_op, [rA, SImm15]

where

 $\{{\tt cache_op}\} \qquad {\tt Specifies \ the \ cache \ operation.} \quad {\tt The \ encoding \ of \ this \ field \ is \ described \ in}$

Table 2-2.

<rA>
Specifies the base address register.

<SImm15> Specifies the 15-bit signed immediate value.

Table 2-2 The Encoding of Cache Operation Field

Cache-OP[4:0]	I-Cache/ D-Cache	Function	Data
0x00	I-Cache	Pre-fetch a Cache-line	VA
0x01	I-Cache	Pre-fetch and lock a Cache-line	VA
0x02	I-Cache	Set a Cache-line invalid and unlock it	VA
0x03	I-Cache	Fill LIM (local instruction memory) device	VA (PFN & Size)
0x04	I-Cache	Re-fill LIM (local instruction memory with previous PFN and Size) device	NA
0x08	D-Cache	Pre-fetch a Cache-line	VA
0x09	D-Cache	Pre-fetch and lock a Cache-line	VA
0x0A	D-Cache	Set a Cache-line invalid and unlock it	VA
0x0B	D-Cache	Fill LDM (local data memory) device	VA (PFN & Size)
0x0C	D-Cache	Write-back LDM (local data memory) device to main memory	VA (PFN & Size)
0x0D	D-Cache	Force writing-back a Cache-line and set it valid when the cache-line is valid and dirty (Write-out)	VA
0x0E	D-Cache	Force writing-back a Cache-line and set it invalid when the cache-line is valid and dirty (Flush)	VA
0x10	I-Cache	Set entire Instruction cache invalid	NA



Cache-OP[4:0]	I-Cache/ D-Cache	Function	Data
0x11	I-Cache	Toggle Instruction Pre-fetch Buffer Function (Enable/Disable)	NA
0x18	D-Cache	Set entire Data cache invalid	NA
0x1A	D-Cache	Drain Write Buffer	NA
0x1B	D-Cache	Toggle Write Buffer Function	NA
0x1D	D-Cache	Toggle Write-back D-Cache Function (Enable/Disable)	NA
0x1E	D-Cache	Force writing-back entire D-Cache and set it valid when the cache-lines are valid and dirty (Write-out).	NA
0x1F	D-Cache	Force writing-back entire D-Cache and set it invalid when the cache-lines are valid and dirty (Flush).	NA

Operation

None

Usage

cache 0x00, [r2, 0x0123]

Description

The *cache* instruction performs cache operation according to the cache_op code. The 15-bit signed immediate value is added to the content of the base address register rA to form an effective virtual address. This virtual address is transformed to a physical one using the fixed-mapping MMU engine.

Exceptions

Reserved instruction exception (RI).

Bus error exception (Pre-fetch/fill Cache inst.: BusErr-Data) is a precise exception for the *cache* instruction.



ceinst	
Function	Custom Engine user defined Instruction
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OP USD1
	1 1 0 1 0

Syntax

```
ceinst fun5, rA, rB, USD1, USD2
```

where

<rA> Specifies the first source general-purpose register.
<rB> Specifies the second source general-purpose register.
<USD1> Specifies the first user-defined field.
<USD2> Specifies the second user-defined field.

Operation

User-defined custom engine instruction

Usage

```
ceinst 0x00, r2 , r4 , 0x01, 0x02
```

Description

The *ceinst* format instruction is defined for custom engine instruction extension. In this format, func5 defines the custom engine operation. This format allows at most two source operands to be fetched from general-purpose registers. Though rA and rB fields are defined in this instruction, if one needs to specify one or two general-purpose source registers, the corresponding register indexes should be placed in these two fields. USD1 and USD2 are user-defined fields and they could be immediate for computation, parameters for operation control or destination general-purpose register index. If custom engine doesn't implement such extended instructions, reserved instruction exception will occur.

Exceptions

Reserved instruction exception (RI)

Custom engine execution exception (CeE)



cmp{TCS}.c

Function

Compare

Form

Syntax

$$cmp{TCS}.c$$
 rA, rB (CU = 1)

where

<rA> Specifies the first source general-purpose register.

<rB>< Specifies the second source general-purpose register.</pre>

{TCS} Specifies the T condition flag setting bits. Table 2-3 shows the options that {TCS} could be, with their corresponding TCS field encoding.

Table 2-3 The TCS Field Encoding for Compare Instruction

cond	TCS	operation
and the second s		and Character and a second

0	CMPTEQ.c	0	0	compare and if (Z=1) set T, else clear T
1	CMPTMI.c	0	1	compare and if (N=1) set T, else clear T
2	ĺ	1	0	reserved (behaves like cmp.c)
3	CMP.c	1	1	compare

Operation

Usage



Description

The $cmp\{TCS\}$.c instruction subtracts the content of general-purpose register rB from that of rA, and updates the relevant condition flags N/Z/C/V without modifying any general-purpose register. If TCS field is specified as 2'b00 or 2'b01, the T flag will be updated accordingly.

Exceptions



cmpi.c

Function Compare with Immediate

Syntax

cmpi.c rD, SImm16
$$(CU = 1)$$

where

<rD>
Specifies the source general-purpose register.

<Simm16> Specifies the 16-bit signed immediate value.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\label{eq:continuous_sign_extend} \begin{split} N &= R[31]; \quad // \ R = GPR_{rD} - SignExtend(Imm16) \\ Z &= (R==0)? \ 1 : 0; \\ C &= \sim borrow \ (GPR_{rD} - SignExtend(Imm16)); \\ V &= overflow \ (GPR_{rD} - SignExtend(Imm16)); \end{split}
```

Usage

Description

The *cmpi.c* instruction subtracts the sign-extended Imm16 from the content of general-purpose register rD, and updates the relevant condition flags N/Z/C/V without modifying any general-purpose register.

Exceptions



cmpz{TCS}.c

Function Compare with Zero

Syntax

$$cmpz\{TCS\}.c$$
 rA (CU = 1)

where

<rA> Specifies the first source general-purpose register.

{TCS} Specifies the T condition flag setting bits. Table 2-4 shows the options that {TCS} could be, with their corresponding TCS field encoding.

<.c> Specifies that the condition flag updating bit CU is true.

Table 2-4 The TCS Field Encoding for Compare with Zero Instruction

	cond	- 1.0	28	operation
0	CMPZTEQ.c	0	0	compare to zero and if (Z=1) set T, else clear T
1	CMPZTMI.c	0	1	compare to zero and if (N=1) set T, else clear T
2		1	0	reserved (behaves like cmpz.c)
3	CMPZ.c	1	1	compare to zero

Operation

```
N = R[31];  // R = GPR<sub>rA</sub> - 0
Z = (R==0)? 1 : 0;
C = ~borrow (GPR<sub>rA</sub> - 0);
V = overflow (GPR<sub>rA</sub> - 0);

If (TCS[1:0] == 2'b00)
    T = Z;
Else if (TCS[1:0] == 2'b01)
    T = N;
Else
    T = T;
```

Usage

cmpz.c r12 cmpzteq.c r25



Description

The $cmpz\{TCS\}$. c instruction subtracts zero from the content of general-purpose register rA, and updates the relevant condition flags N/Z/C/V without modifying any general-purpose register. If TCS field is specified as 2'b00 or 2'b01, the T flag will be updated accordingly.

Exceptions



сорх	
Function	Coprocessor User-defined Instruction
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OP
	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OP

Syntax

	cop1	cop_code20	(CP# = 2'b01)
	cop2	cop_code20	(CP# = 2'b10)
	cop3	cop_code20	(CP# = 2'b11)
or			
	cop1	CrD, CrA, CrB, cop_code5	(CP# = 2'b01)
	cop2	CrD, CrA, CrB, cop_code5	(CP# = 2'b10)
	cop3	CrD, CrA, CrB, cop_code5	(CP# = 2'b11)
			(CP# = 2'b00 is reserved)

where

<cop_code20> Specifies the 20-bit coprocessor user-defined code.
<Crd, CrA, CrB> Specifies the user-define field number.
<cop_code5> Specifies the 5-bit coprocessor user-defined code.

Operation

coprocessor operation instruction

Usage

cop2 0x123 cop1 cr5,cr4,cr19,31

Description

This copx instruction is a user-defined coprocessor extension instruction. There are two types for this instruction, 20-bit parameter and 5-bit parameter forms. If the corresponding bit of CU field in processor status register (PSR) is not enabled, executing a coprocessor instruction will cause control



or coprocessor unusable (CCU) exception. The coprocessor instruction generates the reserved instruction exception when no coprocessor responds to that instruction.

Exceptions

Control or Coprocessor Unusable exception (CCU)

Reserved Instruction exception (RI)

Coprocessor Execution exception (CpE)



div					
Function	Divide				
Form	29 28 27 26 25 2 OP	24 23 22 21 20 rD	19 18 17 16 15 rA	8 7 0 0	6 5 4 3 2 1 0 func6 CU
	0 0 0 0 0	0 0 0 0 0			1 0 0 0 1 0 0

Syntax

$$div$$
 rA, rB (CU = 0)

where

<rD>
Specifies the destination general-purpose register.

<ra><ra> Specifies the source general-purpose register.

Operation

```
CEL = Q( GPR_{rA} / GPR_{rB} ),

CEH = R( GPR_{rA} / GPR_{rB} )

(GPR_{rA}, GPR_{rB} are treated as signed)
```

Usage

div r2, r3

Description

The div instruction does a division on the content of general-purpose register rA. The dividend is the signed value of the content of rA and the divisor is the signed value of the content of general-purpose register rB. Both operands are treated as 32-bit 2's-complement values. The custom engine execution exception is induced when the divisor is zero. If this exception occurs, the result of this operation is undefined. The quotient word of the divided result is placed in custom engine register CEL; and the remainder word of the divided result is placed in custom engine register CEH.

The move from custom engine instructions such as <code>mfceh</code>, <code>mfcel</code> or <code>mfcehl</code> can move the contents of custom engine registers CEH and CEL into general-purpose registers.

Exceptions

Custom engine execution exception: Divided by zero.



divu						
Function	Divide Unsigne	ed				
Corm	29 28 27 26 25 2	24 23 22 21 20	19 18 17 16 15	14 13 12 11 10 9 8	3 7 6 9	5 4 3 2 1 0
Form	OP	rD	rA	rB 0 (0 0	func6 CU
	0 0 0 0 0	0 0 0 0 0			1	0 0 0 1 1 0
Syntax						
divu	rA, rB	(CU =	0)			

where

<rD>
Specifies the destination general-purpose register.

<ra><ra> Specifies the source general-purpose register.

Operation

```
CEL = Q( GPR_{rA} / GPR_{rB} ),

CEH = R( GPR_{rA} / GPR_{rB} )

(GPR_{rA}, GPR_{rB} are treated as unsigned)
```

Usage

divu r2, r3

Description

The divu instruction does a division on the content of general-purpose register rA. The dividend is the unsigned value of the content of rA; and the divisor is the unsigned value of the content of general-purpose register rB. Both operands are treated as 32-bit 2's-complement values. The custom engine execution exception is induced when the divisor is zero. If the result of this operation is undefined. The quotient word of the divided result is placed in custom engine register CEL, and the remainder word of the divided result is placed in custom engine register CEH.

The move from custom engine instructions such as <code>mfceh</code>, <code>mfcel</code> or <code>mfcehl</code> can move the contents of custom engine registers CEH and CEL into general-purpose registers.

Exceptions

Custom engine execution exception: Divided by zero.



drte

Function Return from Debug Exception

Syntax

drte

Operation

PC = DEPC;
DM = 1'b0;

Usage

drte

Description

The *drte* instruction returns from debug exception by restoring the PC with DEPC, thus the program can continue from the address specified by DEPC. This instruction can only be used in Kernel mode or in User mode with PSR cra-bit set.

Exceptions



extsbx

Function Extend Sign of Byte

Syntax

```
extsb rD, rA (CU = 0)
extsb.c rD, rA (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA>
Specifies the source general-purpose register.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{TD}} &= \big\{ 24 \big\{ \text{ GPR}_{\text{TA}}[7] \big\}, \text{ GPR}_{\text{TA}}[7:0] \big\}; \\ \text{If } &(\text{CU} = 1) \big\{ \\ &N = \text{GPR}_{\text{TD}}[31]; \\ &Z = \text{Undefine}; \\ \big\} \end{split}
```

Usage

```
extsb r4, r2
```

Description

The *extsb* instruction sign-extends the least significant byte of general-purpose register rA, and stores the result to general-purpose register rD.

Exceptions



e.		4_	П.	
$oldsymbol{a}$	14	4		ъ.
v	Λ.	2	ш	Z.

Function Extend Sign of Half-word

Syntax

```
extsh rD, rA (CU = 0)
extsh.c rD, rA (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{rD}} &= \big\{ 16 \big\{ \text{ GPR}_{\text{rA}}[15] \big\}, \text{ GPR}_{\text{rA}}[15:0] \big\}; \\ \text{If } &(\text{CU} = 1) \big\{ \\ &N = \text{GPR}_{\text{rD}}[31]; \\ &Z = \text{Undefine}; \\ &\big\} \end{split}
```

Usage

extsh r4, r2

Description

The *extsh* instruction sign-extends the lower half word of general-purpose register rA, and stores the result to general-purpose register rD.

Exceptions



extzbx

Function Extend Zero of Byte

Syntax

```
extzb rD, rA (CU = 0)
extzb.c rD, rA (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA>
Specifies the source general-purpose register.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{rD}} &= \big\{ 24 \big\{ 0 \big\}, \; \text{GPR}_{\text{rA}}[\, 7 \, : \, 0 \, ] \big\} \\ \text{If } &(\text{CU} = 1) \big\{ \\ &\text{N} = \text{GPR}_{\text{rD}}[\, 31] \, ; \\ &\text{Z} = \text{Undefine} \, ; \\ \end{split}
```

Usage

```
extzb r4, r2
```

Description

The extzb instruction zero-extends the least significant byte of general-purpose register rA, and stores the result to general-purpose register rD.

Exceptions



extzhx

Function Extend Zero of Half-word

Syntax

```
extzh rD, rA (CU = 0)
extzh.c rD, rA (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA>
Specifies the source general-purpose register.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{TD}} &= \left\{ 16 \left\{ 0 \right\}, \; \text{GPR}_{\text{TA}}[15:0] \right\} \\ \text{If } &(\text{CU} = 1) \left\{ \\ &\text{N} = \text{GPR}_{\text{TD}}[31]; \\ &\text{Z} = \text{Undefine}; \\ \end{split}
```

Usage

```
extzh r4, r2
```

Description

The extzh instruction zero-extends the lower half word of general-purpose register rA, and stores the result to general-purpose register rD.

Exceptions



jх

Function Jump (and Link)

Form

29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

OP

Disp24 (Imm)

LK

Syntax

j label label in
$$[0 \sim 2^{25} - 1]$$
 (LK = 0) label label in $[0 \sim 2^{25} - 1]$ (LK = 1)

where

<label> Specifies the symbol name of the jump target.

<LK> Specifies the link register (r3) updating bit.

Operation

```
PC = \{PC_{current}[31:25], Disp24, 1'b0\} if(LK) LR = GPR_{r3} = PC_{current} + 4;
```

Usage

j Label

Description

The jx instruction jumps to a calculated target address and updates link register with the address of the following instruction according to LK bit. The target address is combined by 24-bit displacement address Disp24 shifted left by one bit and the high seven bits of the address of the jump instruction. If LK bit is set, the address of the instruction after the jump instruction is placed into the link register GPR_{r3} .

Exceptions



lcb																															
Function	L	.oad	Co	om	nbii	ne	d V	Vor	d E	Beg	jin																				
Form	2	29 2			26 :	25	24	23	_		20	19			16	15	14	70000		11	10	The same of		7	6		4	-		1	_
			0	_					rD	8				rA			_		rB			0	0	0		- 0	fun			1	CU
0		0	0	0	0	0	0	0	0	0	0						0	0	0	0	0				1	1	0	0	0	0	0
Syntax																															
lcb	[r/	A]+							(CU	=	0)																		

where

<ra><ra> Specifies the base address register.

Operation

LCR = Mem32[{
$$GPR_{rA}[31:2], 2'b0$$
}];
 GPR_{rA} = $GPR_{rA} + 4$;

Usage

lcb [r2]+

Description

The 1cb instruction loads word to the special register LCR (load combine register) from the memory indexed by rA. After this load operation is complete, the indexed register rA is post-incremented by 4. Since the least significant two bits of the address of rA are truncated, the address alignment error never occurs in this instruction. This instruction can also be used with 1cw and 1ce instructions to perform un-alignment memory accesses.

Fig 2-1 shows the operation of load combine instructions when a word is given in a special register LCR and a word is given in memory respectively:




Fig 2-1 The Operation Table of Load Combine Instruction

Exceptions

Bus error exception



lcw		
Function	Load Combined Word End	
Form	29 28 27 26 25 24 23 22 21 20 19 18 OP rD	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 rA
	0 0 0 0 0	0 0 0 0 0 0 1 1 0 0 0 1 0
Syntax		
lcw	rD, [rA]+ ((CU = 0)

where

<rD>
Specifies the destination general-purpose register.

<ra><ra> Specifies the base address register.

Operation

```
\label{eq:byte} $$ \text{byte} = \text{GPR}_{\text{rA}}[1:0] \text{ xor LittleEndian;} $$ \text{GPR}_{\text{rD}} = \{\text{LCR}[31-8*\text{byte}:0], \text{Mem}32[\{\text{GPR}_{\text{rA}}[31:2], 2'b0\}][31: 32-8*\text{byte}]\}; $$ \text{LCR} = \text{Mem}32[\{\text{GPR}_{\text{rA}}[31:2], 2'b0\}]; $$ \text{GPR}_{\text{rA}} = \text{GPR}_{\text{rA}}+4; $$ $$ \text{GPR}_{\text{rA}} = \text{GPR}_{\text{rA}}+4; $$ \text{CPR}_{\text{rA}} = \text{CPR}_{\text{rA}}+4; $$ \text{CPR}_{\text{rA}} = \text{CPR}_{
```

Usage

lcw r4, [r2]+

Description

The 1cw instruction loads word to a special register LCR (load combine register) from the memory indexed by rA. After this load operation is complete, the indexed register rA is post-incremented by 4. The loaded data is shifted and then combined with the original value of LCR register, according to processor Endian mode and the least significant two bits of the address of rA, to perform an un-alignment access. Since the least significant two bits of the address of rA are truncated, the address alignment error never occurs in this instruction. This instruction can also be used with 1cb and 1ce instructions to implement un-alignment memory accesses. The detailed operation of 1cw is shown in Fig 2-1.

Exceptions

Bus error exception



Ice	
Function	Load Combined Word End
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 01111	OP
	0 0 0 0 0 0 0 0 1 1 0 0 1 1 0
Syntax	
lce	rD, [rA]+ (CU = 0)
where	
<rd></rd>	Specifies the destination general-purpose register.

Specifies the base address register.

Operation

<rA>

```
\label{eq:byte} $$ byte = GPR_{rA}[1:0] \times C LittleEndian;$ if $(GPR_{rA}[1:0]==0)$ $$ $$ $ GPR_{rD} = LCR;$ $$ $GPR_{rA} = GPR_{rA} + 4;$ $$ $$ else $$ $$ $$ $GPR_{rD} = \{LCR[31-8*byte:0], Mem32[\{GPR_{rA}[31:2], 2'b0\}][31: 32-8*byte]\};$ $$ LCR = Mem32[\{GPR_{rA}[31:2], 2'b0\}],$$ $$ $$ $GPR_{rA} = GPR_{rA}+4$ $$
```

Usage

```
lce r4, [r2]+
```

Description

The 1ce instruction loads word to a special register LCR (load combine register) from the memory indexed by rA. After this load operation is complete, the indexed register rA is post-incremented by 4. The loaded data is shifted and then combined with the original value of LCR register, according to processor Endian mode and the least significant two bits of the address of rA, to perform an un-alignment access. If the least significant two bits of the address of rA are zeros, the special register LCR is not changed after executing 1ce instruction. Since the least significant two bits of address of rA are truncated, the address alignment error never occurs in this instruction. This



instruction can also be used with 1cb and 1cw instructions to implement un-alignment memory accesses. The detailed operation of 1ce is shown in Fig 2-1.

Exceptions

Bus error exception



lb

Function Load Byte signed

1 0 0 1 1

Syntax

lb rD, [rA, SImm15]

where

<rD>
Specifies the destination general-purpose register.

<ra><ra> Specifies the base address register.

<Simm15> Specifies the 15-bit signed immediate value.

Operation

```
GPR_{rD} = Sign Extend(Mem8[GPR_{rA} + Sign Extend(Imm15)]);
```

Usage

lb r4, [r2, 0x0123]

Description

The 1b instruction loads a byte from memory, indexed by a calculated effective memory address, sign-extends the byte and stores this result to general-purpose register rD. The effective memory address is the sum of the content of general-purpose register rA and the sign-extended lmm15.

Exceptions

Bus error exception



lb (post-index)

Function Load Byte signed (post-index)

Syntax

lb rD, [rA]+, SImm12

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<SImm12> Specifies the 12-bit signed immediate value.

Operation

```
GPR<sub>rD</sub> = Sign Extend(Mem8[GPR<sub>rA</sub>]);
GPR<sub>rA</sub> = GPR<sub>rA</sub> + Sign Extend(Imm12);
```

Usage

lb r4, [r2]+, 0x0123

Description

The 1b (post-index) instruction loads a byte from memory, indexed by the content of general-purpose register rA, sign-extends the byte and stores this result to general-purpose register rD. After the load operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended lmm12.

Exceptions

Bus error exception



Ib (pre-index)

Function Load Byte signed (pre-index)

Syntax

lb rD, [rA, SImm12]+

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<SImm12> Specifies the 12-bit signed immediate value.

Operation

```
\begin{split} & \texttt{GPR}_{\texttt{rD}} = \texttt{Sign} \ \texttt{Extend}(\texttt{Mem8}[\texttt{GPR}_{\texttt{rA}} + \texttt{SignExtend}(\texttt{Imm12})]) \,; \\ & \texttt{GPR}_{\texttt{rA}} = \texttt{GPR}_{\texttt{rA}} \, + \, \texttt{Sign} \ \texttt{Extend}(\texttt{Imm12}) \,; \end{split}
```

Usage

lb r4, [r2, 0x0123]+

Description

The 1b (pre-index) instruction loads a byte from memory, indexed by the sum of the content of general-purpose register rA and the sign-extended Imm12, sign-extends the byte and stores this result to general-purpose register rD. After the load operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended Imm12.

Exceptions

Bus error exception



lbu

Function Load Byte Unsigned

1 0 1 1 0

Syntax

lbu rD, [rA, SImm15]

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<SImm15> Specifies the 15-bit signed immediate value.

Operation

```
GPR_{rD} = Zero Extend(Mem8[GPR_{rA}+SignExtend(Imm15)]);
```

Usage

lbu r4, [r2, 0x0123]

Description

The 1bu instruction loads a byte from memory indexed by a calculated effective memory address, zero-extends the byte and stores this result to general-purpose register rD. The effective memory address is the sum of the content of general-purpose register rA and the sign-extended Imm15.

Exceptions

Bus error exception



Ibu (post-index)

Function Load Byte Unsigned (post-index)

29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Form OP rD rA Imm12 func3

Syntax

lbu rD, [rA]+, SImm12

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<Simm12> Specifies the 12-bit signed immediate value.

Operation

```
\begin{split} & \texttt{GPR}_{\texttt{rD}} \; = \; \texttt{Zero} \; \; \texttt{Extend}(\texttt{Mem8}[\texttt{GPR}_{\texttt{rA}}]) \, ; \\ & \texttt{GPR}_{\texttt{rA}} \; = \; \texttt{GPR}_{\texttt{rA}} \; + \; \texttt{Sign} \; \; \texttt{Extend}(\texttt{Imm12}) \, ; \end{split}
```

Usage

lbu r4, [r2]+, 0x0123

Description

The 1bu (post-index) instruction loads a byte from memory, indexed by the content of general-purpose register rA, zero-extends the byte and stores this result to general-purpose register rD. After the load operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended Imm12.

Exceptions

Bus error exception



Ibu (pre-index)

Function Load Byte Unsigned (pre-index)

29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

 OP
 rD
 rA
 Imm12
 func3

 0 0 0 1 1
 1 1 0

Syntax

Form

lbu rD, [rA, SImm12]+

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<SImm12> Specifies the 12-bit signed immediate value.

Operation

```
\begin{split} & \texttt{GPR}_{\texttt{TD}} = \texttt{Zero} \ \texttt{Extend}(\texttt{Mem8[GPR}_{\texttt{TA}} + \texttt{Sign} \ \texttt{Extend}(\texttt{Imm12)]);} \\ & \texttt{GPR}_{\texttt{TA}} = \texttt{GPR}_{\texttt{TA}} + \texttt{Sign} \ \texttt{Extend}(\texttt{Imm12);} \end{split}
```

Usage

lbu r4, [r2, 0x0123]+

Description

The <code>lbu (pre-index)</code> instruction loads a byte from memory, indexed by the sum of the content of general-purpose register rA and the sign-extended lmm12, zero-extends the byte and stores this result to general-purpose register rD. After the load operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended lmm12.

Exceptions

Bus error exception



ldcx							
Function	Load Coprocesso	r data regis	ter from memo	ory			
Form	29 28 27 26 25 24	23 22 21 20	19 18 17 16 15	14 13 12 11 10 9	8 7 6 5	4 3	2 1 0
101111	OP	rD	CrA	lmm10		CP#	Sub-OP
	0 0 1 1 0						0 1 0

Syntax

where

<rD> Specifies the base address register.

<CrA> Specifies the destination coprocessor (*CP#*) data register.

<SImm12> Specifies the 12-bit signed immediate value.

Operation

```
CrA = Mem32[GPR_{rD} + Sign Extend({Imm10, 2{0}})];
```

Usage

ldc3 cr8, [r4, 0x0012]

Description

The *1dcx* instruction loads a word from memory, indexed by the sum of the content of general-purpose register rD and sign-extended 2-bit left-shifted Imm10, and stores this memory word to coprocessor data register CrA. If the effective address is not word aligned, address alignment error exception will occur. If the corresponding bit of CU field in processor status register (PSR) is not set, executing a coprocessor instruction will cause control or coprocessor unusable (CCU) exception.

Exceptions

Reserved instruction exception

Control or coprocessor unusable exception

Bus error exception



ldi

Function Load Immediate

Syntax

ldi rD, SImm16 (CU = 0)

where

<rD>
Specifies the destination general-purpose register.

<SImm16> Specifies the 16-bit signed immediate value.

Operation

 $GPR_{rD} = Sign Extend(Imm16);$

Usage

ldi r4, 0xabcd

Description

The 1di instruction sign-extends the 16-bit immediate value SImm16 and stores this result into general-purpose register rD.

Exceptions



Idis

Function Load Immediate Shifted

Syntax

ldis rD, Imm16 (CU = 0)

where

<rD>
Specifies the destination general-purpose register.

<Imm16> Specifies the 16-bit immediate value.

Operation

$$GPR_{rD} = \{Imm16, 16\{0\}\};$$

Usage

ldis r4, 0xabcd

Description

The *ldis* instruction shifts the 16-bit immediate value Imm16 left by 16 bits, and stores this result into general-purpose register rD.

Exceptions



lh

Function Load Half-word signed

1 0 0 0 1

Syntax

lh rD, [rA, SImm15]

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<SImm15> Specifies the 15-bit signed immediate value.

Operation

```
GPR_{rD} = Sign Extend(Mem16[GPR_{rA}+SignExtend(Imm15)]);
```

Usage

lh r4, [r2, 0x0124]

Description

The 1h instruction loads half-word from memory, indexed by a calculated effective memory address, sign-extends the half-word and stores this result to general-purpose register rD. The effective memory address is the sum of the content of general-purpose register rA and the sign-extended lmm15. If the load address is not half-word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



Ih (post-index)

Function Load Half-word signed (post-index)

 $29 \ 28 \ 27 \ 26 \ 25 \ 24 \ 23 \ 22 \ 21 \ 20 \ 19 \ 18 \ 17 \ 16 \ 15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0$

 OP
 rD
 rA
 Imm12
 func3

 0 0 1 1 1 1
 0 0 1
 0 0 1
 0 0 1
 0 0 1

Syntax

Form

lh rD, [rA]+, SImm12

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<SImm12> Specifies the 12-bit signed immediate value.

Operation

```
\begin{split} & \texttt{GPR}_{\texttt{rD}} \; = \; \texttt{Sign} \; \; \texttt{Extend}(\texttt{Mem16[GPR}_{\texttt{rA}}]) \, ; \\ & \texttt{GPR}_{\texttt{rA}} \; = \; \texttt{GPR}_{\texttt{rA}} \; + \; \texttt{Sign} \; \; \texttt{Extend}(\texttt{Imm12}) \, ; \end{split}
```

Usage

lh r4, [r2]+, 0x0122

Description

The 1h (post-index) instruction loads half-word from memory, indexed by the content of general-purpose register rA, sign-extends the half-word and stores this result to general-purpose register rD. After the load operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended lmm12. If the load address is not half-word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



Ih (pre-index)

Function Load Half-word signed (pre-index)

Form 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Func3

OP rD rA Imm12 func3

Syntax

lh rD, [rA, SIMM12]+

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<Simm12> Specifies the 12-bit signed immediate value.

Operation

```
\begin{split} & \texttt{GPR}_{\texttt{rD}} = \texttt{Sign} \ \texttt{Extend}(\texttt{Mem16}[\texttt{GPR}_{\texttt{rA}} + \texttt{SignExtend}(\texttt{Imm12})]); \\ & \texttt{GPR}_{\texttt{rA}} = \texttt{GPR}_{\texttt{rA}} + \texttt{Sign} \ \texttt{Extend}(\texttt{Imm12}); \end{split}
```

Usage

lh r4, [r2, 0x0122]+

Description

The 1h (pre-index) instruction loads half-word from memory, indexed by the sum of the content of general-purpose register rA and the sign-extended Imm12, sign-extends the half-word and stores this result to general-purpose register rD. After the load operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended Imm12. If the load address is not half-word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



lhu

Function Load Half-word Unsigned

Form 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

OP rD rA Imm15

1 0 0 1 0

Syntax

lhu rD, [rA, SImm15]

where

<rD>
Specifies the destination general-purpose register.

<ra><ra> Specifies the base address register.

<SImm15> Specifies the 15-bit signed immediate value.

Operation

```
GPR_{rD} = Zero Extend(Mem16[GPR_{rA}+SignExtend(Imm15)]);
```

Usage

lhu r4, [r2, 0x124]

Description

The *1hu* instruction loads half-word from memory, indexed by a calculated effective memory address, zero-extends the half-word and stores this result to general-purpose register rD. The effective memory address is the sum of the content of general-purpose register rA and the sign-extended lmm15. If the load address is not half-word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



Ihu (post-index)

Function Load Half-word Unsigned (post-index)

Syntax

lhu rD, [rA]+, SImm12

where

<rD>
Specifies the destination general-purpose register.

<ra><ra> Specifies the base address register.

<SImm12> Specifies the 12-bit signed immediate value.

Operation

```
\begin{split} & \texttt{GPR}_{\texttt{rD}} \; = \; \texttt{Zero} \; \; \texttt{Extend}(\texttt{Mem16[GPR}_{\texttt{rA}}]) \, ; \\ & \texttt{GPR}_{\texttt{rA}} \; = \; \texttt{GPR}_{\texttt{rA}} \; + \; \texttt{Sign} \; \; \texttt{Extend}(\texttt{Imm12}) \, ; \end{split}
```

Usage

lhu r4, [r2]+, 0x0122

Description

The 1hu (post-index) instruction loads half-word from memory, indexed by the content of general-purpose register rA, zero-extends the half-word and stores this result to general-purpose register rD. After the load operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended lmm12. If the load address is not half-word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



Ihu (pre-index)

Function Load Half-word Unsigned (pre-index)

Syntax

lhu rD, [rA, SImm12]+

where

<rD>
Specifies the destination general-purpose register.

<ra><ra> Specifies the base address register.

<SImm12> Specifies the 12-bit signed immediate value.

Operation

```
\begin{split} & \text{GPR}_{\text{rD}} = \text{Zero Extend}(\text{Mem16[GPR}_{\text{rA}} + \text{Sign Extend}(\text{Imm12)]}); \\ & \text{GPR}_{\text{rA}} = \text{GPR}_{\text{rA}} + \text{Sign Extend}(\text{Imm12}); \end{split}
```

Usage

lhu r4, [r2, 0x0122]+

Description

The 1hu (pre-index) instruction loads half-word from memory, indexed by the sum of the content of general-purpose register rA and the sign-extended Imm12, zero-extends the half-word and stores this result to general-purpose register rD. After the load operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended Imm12. If the load address is not half-word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



lw

Function Load Word

1 0 0 0 0

Syntax

lw rD, [rA, SImm15]

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<Simm15> Specifies the 15-bit signed immediate value.

Operation

 $GPR_{rD} = Mem32[GPR_{rA} + Sign Extend(Imm15)];$

Usage

lw r4, [r2, 0x0120]

Description

The \mathcal{I}_W instruction loads a word from memory, indexed by a calculated effective memory address, and stores the word to general-purpose register rD. The effective memory address is the sum of the content of general-purpose register rA and the sign-extended lmm15. If the load address is not word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



lw (post-index)

Function Load Word (post-index)

Syntax

lw rD, [rA]+, SImm12

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<Simm12> Specifies the 12-bit signed immediate value.

Operation

```
\begin{split} & \texttt{GPR}_{\texttt{rD}} \; = \; \texttt{Mem32[GPR}_{\texttt{rA}}] \; ; \\ & \texttt{GPR}_{\texttt{rA}} \; = \; \texttt{GPR}_{\texttt{rA}} \; + \; \texttt{Sign Extend(Imm12)} \; ; \end{split}
```

Usage

lw r4, [r2]+, 0x0124

Description

The *lw* (*post-index*) instruction loads a word from memory, indexed by the content of general-purpose register rA, and stores the word to general-purpose register rD. After the load operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended lmm12. If the load address is not word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



Iw (pre-index)

Function Load Word (pre-index)

Syntax

lw rD, [rA, SImm12]+

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<Simm12> Specifies the 12-bit signed immediate value.

Operation

```
\begin{split} & \texttt{GPR}_{\texttt{rD}} = \texttt{Mem32}[\texttt{GPR}_{\texttt{rA}} + \texttt{Sign Extend}(\texttt{Imm12})]; \\ & \texttt{GPR}_{\texttt{rA}} = \texttt{GPR}_{\texttt{rA}} + \texttt{Sign Extend}(\texttt{Imm12}); \end{split}
```

Usage

lw r4, [r2, 0x0124]+

Description

The *lw* (*pre-index*) instruction loads a word from memory, indexed by the sum of the content of general-purpose register rA and the sign-extended lmm12, and stores the word to general-purpose register rD. After the load operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended lmm12. If the load address is not word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



mfcex			
Function	Move from Custom Engine		
Form	29 28 27 26 25 24 23 22 21 20 OP rD	19 18 17 16 15 14 13 12 11 rA rB	1 10 9 8 7 6 5 4 3 2 1 0 0 0 0 func6 CU
	0 0 0 0 0	(optional) 0 0 0 HI	I LO 1 0 0 1 0 0 0

Syntax

```
mfcel
                    (HI = 0, LO = 1, CU = 0)
       rD
                     (HI = 1, LO = 0, CU = 0)
mfceh
       rD
mfcehl rD, rA
                     (HI = 1, LO = 1, CU = 0)
```

where

Specifies the destination general-purpose register. <rD>

Specifies the second destination general-purpose register. <rA>

Operation

```
If ({HI, LO} == 2'b01)
       GPR_{rD} = CEL;
  Else if ({HI, LO} == 2'b10)
       GPR_{rD} = CEH;
  Else if ({HI, LO} == 2'b11)
  {
       GPR_{rD} = CEH;
       GPR_{rA} = CEL;
  }
  else
       Undefine;
Usage
```

```
mfcehl r4, r2
```

Description

The mfcex instruction moves data from custom engine register CEH/CEL to general-purpose register according to the HI and LO bits in the instruction form. HI bit specifies the data transmission to CEH register while LO bit specifies that to CEL register. The mfcex instruction can transfer data from CEH and CEL simultaneously; rA is optional for this instruction. Table 2-5 lists the instruction name, HI and LO bits encoding and the corresponding operation of mfcex and mtcex instructions.



Table 2-5 The Encoding of Move to/from Custom Engine Register Instructions

НІ	LO	Instruction	Operations
0	0	Reserved	Reserved
	,	mfcel	rD = CEL
0	1	mtcel	CEL = rD
_	•	mfceh	rD = CEH
1	0	mtceh	CEH = rD
	4	mfcehl	rD = CEH, rA = CEL
1	1	mtcehl	CEH = rD, CEL = rA

Exceptions



mfcr			
Function	Move from Control Registe	r	
Form	29 28 27 26 25 24 23 22 21 2 OP rD	20 19 18 17 16 15 14 13 12 1 ⁻ CR 0 0 0 0	1 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 CR_OP
	0 0 1 1 0		0 0 0 0 0 0 1

Syntax

mfcr rD, Cr_n

where

<rD>
Specifies the destination general-purpose register.

<Cr> Specifies the source control register.

Operation

 $GPR_{rD} = Cr_n;$

Usage

mfcr r4, cr2

Description

The *mfcr* instruction moves data from control register Crn into general-purpose register rD. The encoding of field Crn is shown in Table 2-6. This instruction can only operate in Kernel mode or in User mode with cra-bit set in PSR register.

Table 2-6 The Encoding of Crn Field for mfcr Instruction

Encoding	Register Usage Convention	Register Description
5'b00000	cr0	Processor Status register (PSR)
5'b00001	cr1	Condition register
5'b00010	cr2	Exception Cause register (ECR)
5'b00011	cr3	Exception Vector register (EXCPvec)
5'b00100	cr4	Core control register (CCR)
5'b00101	cr5	Exception program counter (EPC)
5'b00110	cr6	Exception memory address (EMA)
-	-	-
5'b01111	cr15	LIM physical page number register (LIMPFN)
5'b10000	cr16	LDM physical page number register (LDMPFN)
-	-	-
5'b10010	cr18	Processor revision register (Prev)
-	-	-
5'b11101	cr29	Debug control register (DREG)
5'b11110	cr30	Debug exception program counter (DEPC)



Encoding	Register Usage Convention	Register Description
5'b11111	cr31	Debug save register (DSAVE)

Exceptions



Function Move from Coprocessor Data Register

Syntax

where

<rD>
Specifies the destination general-purpose register.

<CrA> Specifies the source coprocessor (*CP*#) data register.

Operation

 $GPR_{rD} = CrA$

Usage

mfc2 r4, cr8

Description

The *mfcx* instruction moves data from coprocessor (*CP#*) data register into general-purpose register rD. If the corresponding bit of CU field in processor status register (PSR) is not set, executing a coprocessor instruction will cause control or coprocessor unusable (CCU) exception.

Exceptions

Control or coprocessor unusable exception



mfccx								
Function	Move from Coproc	essor Cont	rol Register					
	29 28 27 26 25 24 2	3 22 21 20	19 18 17 16 15	14 13 12 11	10 9 8	376	5 4	3 2 1 0
Form	OP 0P	rD	CrA	0 0 0 0				
	0 0 1 1 0							1 1 1
Syntax								
mfcc1	rD, CrA	(CP#	= 2'b01)					
mfcc2	rD, CrA	(CP#	= 2'b10)					
mfcc3	rD, CrA	(CP#	= 2'b11)					

(CP# = 2'b00 is reserved)

where

<rD> Specifies the destination general-purpose register.
<CrA> Specifies the source coprocessor (CP#) control register.

Operation

 $GPR_{rD} = CrA$

Usage

mfcc2 r4, cr8

Description

The mfccx instruction moves data from coprocessor (CP#) control register into general-purpose register rD. If the corresponding bit of CU field in processor status register (PSR) is not set, executing a coprocessor instruction will cause control or coprocessor unusable (CCU) exception.

Exceptions

Control or coprocessor unusable exception



T	IT.	S	

Function Move from Special Register

Syntax

mfsr rD, Srn (CU = 0)

where

<rD>
Specifies the destination general-purpose register.

<Srn> Specifies the source special register.

Operation

 $GPR_{rD} = SPR_n;$

Usage

mfsr r4, sr2

Description

The mfsr instruction moves data from special register Srn into general-purpose register rD. The encoding of field Srn is shown in Table 2-7.

Table 2-7 The Encoding of Srn Field for mfsr Instruction

Encoding	Register Usage Convention	Register Description
5'b00000	sr0	Counter register
5'b00001	sr1	Load combine register
5'b00010	sr2	Store combine register

Exceptions



mtcex								
Function	Move to Custo	m Engine						
Form	29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12 11 10	987	65	4 3 2	1 0
1 01111	OP	rD	rA	rB (0 0 0	fı	ınc6	CU
	0 0 0 0)	(optional)	0 0 0 HI LO		1 0	0 1 0	1 0

Syntax

```
mtcel rD (HI = 0, LO = 1, CU = 0)

mtceh rD (HI = 1, LO = 0, CU = 0)

mtcehl rD, rA (HI = 1, LO = 1, CU = 0)
```

where

<rD>
Specifies the source general-purpose register.

<ra><ra> Specifies the second source general-purpose register.

Operation

Usage

```
mtcehl r4, r2
```

Description

The <code>mtcex</code> instruction moves data from general-purpose register to custom engine registers CEH/CEL according to the HI and LO bits in the instruction form. HI bit specifies the data transmission to CEH register while LO bit specifies that to CEL register. Table 2-5 lists the instruction name, HI and LO bits encoding and the corresponding operation of <code>mfcex</code> and <code>mtcex</code> instructions. The <code>mtcex</code> instruction can also transfer data to CEH and CEL simultaneously; rA is optional for <code>mtcex</code> instruction.

Exceptions



To.	7	r	7	$\hat{}$	Г
ш	Ц	L	4	7	J

Function Move to Control Register

Syntax

mtcr rD, Crn

where

<rD>
Specifies the source general-purpose register.

<Cr> Specifies the destination control register.

Operation

 $CR_n = GPR_{rD};$

Usage

mtcr r4, cr2

Description

The *mtcr* instruction moves data from general-purpose register rD into control register Crn. The encoding of field Crn is shown in Table 2-6. This instruction can only operate in Kernel mode or in User mode with cra-bit set in PSR register.

Exceptions



	7	r	7		1
ш	Ц	L	4	57	'n

Function Move to Coprocessor Data Register

Syntax

where

<rD> Specifies the source general-purpose register.

<CrA> Specifies the destination coprocessor (CP#) data register.

Operation

 $CrA = GPR_{rD};$

Usage

mtc3 r14, cr15

Description

The *mtcx* instruction moves data from general-purpose register rD into coprocessor (*CP#*) data register. If the corresponding bit of CU field in processor status register (PSR) is not set, executing a coprocessor instruction will cause control or coprocessor unusable (CCU) exception.

Exceptions

Control or coprocessor unusable exception



76	7		$\hat{}$	C	7
ш	П	и	v	U	X

Function Move to Coprocessor Control Register

Syntax

where

<rD>
Specifies the source general-purpose register.

<CrA> Specifies the destination coprocessor (CP#) control register.

Operation

 $CrA = GPR_{rD};$

Usage

mtcc3 r14, cr15

Description

The *mtccx* instruction moves data from general-purpose register rD into coprocessor (*CP#*) control register. If the corresponding bit of CU field in processor status register (PSR) is not set, executing a coprocessor instruction will cause control or coprocessor unusable (CCU) exception.

Exceptions

Control or coprocessor unusable exception



-	•	T	٠,	-	v
•		ı	В		٧.
ш.	_	ь	2	_	_

Function Move to Special Register

Syntax

mtsr rA, Srn (CU = 0)

where

<rD>
Specifies the source general-purpose register.

<Srn> Specifies the destination special register.

Operation

 $SPR_n = GPR_{rA};$

Usage

mtsr r2, sr1

Description

The mtsr instruction moves data from general-purpose register rA into special register Srn. The encoding of field Srn is shown in Table 2-7.

Exceptions



mv{cond}

Function Move Conditional

Syntax

mv{cond} rD, rA

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

{cond} Specifies the move condition. Table 2-8 shows the 16 condition options that {cond} could be, with their corresponding execution condition (EC) field encoding.

Table 2-8 The Encoding of Execution Condition (EC) Field

		Ε	С		operation	cf test	Suffix
0	0	0	0	0	execute on carry set (>=unsigned)	С	CS
1	0	0	0	1	execute on carry clear (<unsigned)< td=""><td>~C</td><td>CC</td></unsigned)<>	~C	CC
2	0	0	1	0	execute on (>unsigned)	C & ~Z	GTU
3	0	0	1	1	execute on (<=unsigned)	~C Z	LEU
4	0	1	0	0	execute on (=)	z	EQ
5	0	1	0	1	execute on (!=)	~Z	NE
6	0	1	1	0	execute on (>signed)	(Z = 0) & (N = V)	GT
7	0	1	1	1	execute on (<=signed)	(Z = 1) (N != V)	LE
8	1	0	0	0	execute on (>=signed)	N = V	GE
9	1	0	0	1	execute on (<signed)< td=""><td>N != V</td><td>LT</td></signed)<>	N != V	LT
10	1	0	1	0	execute on -	N	МІ
11	1	0	1	1	execute on +/0	~N	PL
12	1	1	0	0	execute overflow	v	vs
13	1	1	0	1	execute no overflow	~V	vc
14	1	1	1	0	No operation	-	CNZ
15	1	1	1	1	set T flag always	-	AL

Operation

$$\begin{split} & \text{if(cond)} \\ & & \text{GPR}_{\text{rD}} = \text{GPR}_{\text{rA}}; \\ & \text{else} \\ & & \text{GPR}_{\text{rD}} = \text{GPR}_{\text{rD}}; \end{split}$$

Usage

mveq r4, r2



Description

The $mv\{cond\}$ instruction moves data from general-purpose register rA into general-purpose register rD according to the result of condition code test. If the condition code test is true as described in Table 2-8, the data in source register rA is moved to destination register rD; otherwise, the destination register rD doesn't change. Note that mvcnz is not supported.

Exceptions



Ti	n	П	7
ш	Ш	ш	L

Function Multiply

Syntax

mul rA, rB (CU = 0)

where

<ra><ra> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

 $\{ \mbox{HI,LO} \} = \mbox{GPR}_{\mbox{\tiny rA}} \ \ \mbox{GPR}_{\mbox{\tiny rB}} \ \ ,$ $\mbox{GPR}_{\mbox{\tiny rA}} \ \ \mbox{GPR}_{\mbox{\tiny rB}} \ \ \mbox{are treated as signed}.$

Usage

mul r2, r3

Description

The *mu1* instruction does a signed multiplication of general-purpose register rA and rB. The multiplicand is the signed value in general-purpose register rA; and the multiplier is the signed value in general-purpose register rB. Both operands are treated as 32-bit 2's-complement values. The low word of the multiplication result is placed in custom engine register CEL, and the high word is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code>, <code>mfcel</code> or <code>mfcehl</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



•	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ш	

Function Multiply Unsigned

Syntax

mulu
$$rA$$
, rB (CU = 0)

where

<rA>
Specifies the first source general-purpose register.

<rB> Specifies the second source general-purpose register.

Operation

$$\label{eq:hi} \left\{ \text{HI,LO} \right\} \ = \ \text{GPR}_{\text{rA}} \ _{\star} \ \text{GPR}_{\text{rB}} \ _{\star}$$

$$\ \text{GPR}_{\text{rA}} \ _{\star} \ \text{GPR}_{\text{r}} \ \text{are treated as unsigned.}$$

Usage

mulu r2, r3

Description

The mulu instruction does an unsigned multiplication of general-purpose register rA and rB. The multiplicand is the unsigned value in general-purpose register rA while the multiplier is the unsigned value in general-purpose register rB. The low word of the multiplication result is placed in custom engine register CEL, and the high word is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code>, <code>mfcel</code> or <code>mfcehl</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



negx					
Function	Negative				
Form					
	29 28 27 26 2	5 24 23 22 21 20	19 18 17 16 15	14 13 12 11 10 9 8 7	7 6 5 4 3 2 1 0
	OP	rD	rA	rB 0 0 0	0 func6 CU
	0 0 0 0	0	0 0 0 0 0		0 0 1 1 1 1

Syntax

```
neg rD, rB (CU = 0)
neg.c rD, rB (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rB> Specifies the source general-purpose register.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{rD}} &= 0 - \text{GPR}_{\text{rB}} \\ \text{If}(\text{CU}) \big\{ \\ & \text{N = R[31]; } // \text{R = 0 - GPR}_{\text{rB}} \\ & \text{Z = (R==0)? 1 : 0;} \\ & \text{C = $\sim$borrow (0 - GPR}_{\text{rB}});} \\ & \text{V = overflow (0 - GPR}_{\text{rB}});} \\ \big\} \end{split}
```

Usage

```
neg r4, r3
```

Description

The negx instruction subtracts the content of general-purpose register rB from zero to get the negative value of the content of general-purpose register rB. In other words, the negative operation performs an addition of the one's complement of register rB and one; and places the resulting 2's complement to general-purpose register rD.

Exceptions



nop

Function No Operation

Form

Syntax

nop (CU = 0)

Operation

No operation;

Usage

nop

Description

The *nop* instruction performs no operation.

Exceptions



n		ř٧
ш	U	

Function Logical NOT

Syntax

```
Not rD, rA (CU = 0)
not.c rD, rA (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{rD}} &= \sim \text{GPR}_{\text{rA}}; \\ \text{If}(\text{CU}) \big\{ \\ & \text{N = R[31]; } // \text{ R = } \sim \text{GPR}_{\text{rA}} \\ & \text{Z = (R==0)? 1 : 0;} \\ \big\} \end{split}
```

Usage

```
not r4, r2
```

Description

The notx instruction bit-wise nots the content of general-purpose register rA, and stores the result to general-purpose register rD.

Exceptions



Function Logical OR

Form



Syntax

```
or rD, rA, rB (CU = 0)
or.c rD, rA, rB (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{rD}} &= \text{GPR}_{\text{rA}} \ \big| \ \text{GPR}_{\text{rB}}; \\ \text{If}\left(\text{CU}\right) \Big\{ \\ & \text{N = R[31]; } \ // \ \text{R = GPR}_{\text{rA}} \ \big| \ \text{GPR}_{\text{rB}} \\ & \text{Z = (R==0)? 1 : 0;} \\ \ \Big\} \end{split}
```

Usage

```
or r4, r2, r3
```

Description

The oxx instruction bit-wise ors the contents of general-purpose register rA and rB, and stores the result to general-purpose register rD.

Exceptions



orix

Function Logical OR with Immediate

Syntax

```
ori rD, Imm16 (CU = 0)
ori.c rD, Imm16 (CU = 1)
```

where

<rD> Specifies the destination general-purpose register.

 ${\tt <Imm16>}$ Specifies the 16-bit unsigned immediate value.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{rD}} &= \text{GPR}_{\text{rD}} \ \big| \ \text{Zero Extend(Imm16);} \\ \text{If(CU)} \big\{ \\ & \text{N = R[31];} \ \ // \ \text{R = GPR}_{\text{rD}} \ \big| \ \text{Zero Extend(Imm16)} \\ & \text{Z = (R==0)? 1 : 0;} \\ \big\} \end{split}
```

Usage

```
ori r4, 0x1234
```

Description

The *orix* instruction bit-wise ors the content of general-purpose register rD with the zero-extended lmm16, and stores the result to general-purpose register rD.

Exceptions



orisx

Function Logical OR with Immediate Shifted

Syntax

```
oris rD, Imm16 (CU = 0)
oris.c rD, Imm16 (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<Imm16> Specifies the 16-bit unsigned immediate value.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{rD}} &= \text{GPR}_{\text{rD}} \ \big| \ \big\{ \text{Imm16, 16} \big\{ 0 \big\} \big\}; \\ \text{If} (\text{CU}) \big\{ \\ & \text{N = R[31]; } \ // \ \text{R = GPR}_{\text{rD}} \ \big| \ \big\{ \text{Imm16, 16} \big\{ 0 \big\} \big\} \\ & \text{Z = (R==0)? 1 : 0;} \\ \end{split}
```

Usage

```
oris r4, 0xabcd
```

Description

The *orisx* instruction bit-wise ors the content of general-purpose register rD with the 16-bit left-shifted lmm16, and stores the result to general-purpose register rD.

Exceptions



orrix

Function Logical OR Register with Immediate

Syntax

```
orri rD, rA, Imm14 (CU = 0) orri.c rD, rA, Imm14 (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<Imm14> Specifies the 14-bit unsigned immediate value.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{rD}} &= \text{GPR}_{\text{rA}} \mid \text{Zero Extend(Imm14);} \\ \text{If(CU)} \big\{ \\ & \text{N = R[31];} \quad // \text{ R = GPR}_{\text{rD}} \mid \text{Zero Extend(Imm14)} \\ & \text{Z = (R==0)? 1 : 0;} \\ \big\} \end{split}
```

Usage

```
orri r4, r2, 0x0123
```

Description

The *orrix* instruction bit-wise ors the content of general-purpose register rA with the zero-extended Imm14, and stores the result to general-purpose register rD.

Exceptions



pflush				
Function	Pipeline Flush	1		
Form	29 28 27 26 29 OP	5 24 23 22 21 20 rD	19 18 17 16 15 14 13 12 11 1 rA rB	0 9 8 7 6 5 4 3 2 1 0 0 0 0 func6 CU
	0 0 0 0	0 0 0 0 0		0 0 0 0 1 0 1 0

Syntax

pflush

Operation

Pipeline flush;
Restart program execution from (pflush + 4)

Usage

pflush

Description

In pipelined processor, some instruction sequences require software bubble insertions to prevent data hazard. For example, in the situation of a load combine instruction followed by an mfsr instruction with its destination LCR, three software bubbles would be required. One pflush instruction insertion can be applied to instead of several software bubbles to make software programming more easy.

The pflush instruction behaves like a jump-next instruction. It flushes the following pipeline stage and re-executes or re-fetches the next instruction from (pflush + 4), like a non-pipelined processor does.

Exceptions



rolx

Function Rotate Left

Syntax

```
rol rD, rA, rB (CU = 0)
rol.c rD, rA, rB (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<rB>
Specifies the second source general-purpose register (rotate amount).

<.c> Specifies that the condition flag updating bit CU is true.

Operation

Usage

```
rol r4, r2, r3
```


Description

The rolx instruction rotates left the content of general-purpose register rA by the rotate amount, the



low 5 bits of rB, and stores this result to general-purpose register rD. If CU bit is set, this instruction also updates the carry flag with the last rotated bit. Fig 2-2 shows the operation of rolx instruction.

Fig 2-2 The Operation of rolx Instruction



Exceptions



rolix

Function Rotate Left with Immediate

Syntax

```
roli rD, rA, SA (CU = 0)
roli.c rD, rA, SA (CU = 0)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<SA> Specifies the rotate amount.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

Usage

```
roli r4, r2, 0x0E
```

Description



The rolix instruction rotates left the content of general-purpose register rA by the rotate amount, the 5-bit SA, and stores this result to general-purpose register rD. If CU bit is set, this instruction also updates the carry flag with the last rotated bit. Fig 2-2 also shows the operation of rolix instruction.

Exceptions



rolc.c

Function Rotate Left with Carry

Syntax

```
rolc.c rD, rA, rB (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<rB>
Specifies the second general-purpose register (rotate amount).

<.c> Specifies that the condition flag updating bit CU is true.

Operation

Usage


```
rolc.c r4, r2, r5
```



Description

The rolc.c instruction rotates left the content of general-purpose register rA with the carry flag by the rotate amount, the low 5 bits of rB, and stores this result to general-purpose register rD. The carry flag is updated accordingly. As Fig 2-3 shows, the carry flag and register rD are in rotate chain.

Fig 2-3 The Operation of rolc.c Instruction



Exceptions



rolic.c

Function Rotate Left Immediate with Carry

Form

29	28	3 2	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		C)P	1				rD					rA					rB			0	0	0			fur	106	j		CU
0	C)	0	0	0												SA	5 (In	nm)					1	1	1	1	1	1	1

Syntax

```
rolic.c rD, rA, SA (CU = 1)
```

where

<rD> Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<SA> Specifies the rotate amount.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

Usage

```
rolic.c r4, r2, 0x0E
```



Description

The rolic.c instruction rotates left the content of general-purpose register rA with the carry flag by the rotate amount, the 5-bit SA, and stores this result to general-purpose register rD. The carry flag is updated accordingly. As Fig 2-3 shows, the carry flag and register rD are in rotate chain.

Exceptions



Function Rotate Right

Syntax

```
ror rD, rA, rB (CU = 0)
ror.c rD, rA, rB (CU = 1)
```

where

<rD> Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<rB> Specifies the second general-purpose register (rotate amount).

<.c> Specifies that the condition flag updating bit CU is true.

Operation

Usage


```
ror r4, r2, r6
```

Description



The *rorx* instruction rotates right the content of general-purpose register rA by the rotate amount, the low 5 bits of rB, and stores this result to general-purpose register rD. If CU bit is set, this instruction also updates the carry flag with the last rotated bit. Fig 2-4 shows the operation of *rorx* instruction.

Fig 2-4 The Operation of rorx Instruction



Exceptions



rorix

Function Rotate Right Immediate

Syntax

```
rori rD, rA, SA (CU = 0)
rori.c rD, rA, SA (CU = 1)
```

where

<rD> Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<SA> Specifies the rotate amount.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

Usage

```
rori r4, r2, 0x0E
```

Description



The *rorix* instruction rotates right the content of general-purpose register rA by the rotate amount, the 5-bit SA, and stores this result to general-purpose register rD. If CU bit is set, this instruction also updates the carry flag with the last rotated bit. Fig 2-4 also shows the operation of *rorix* instruction.

Exceptions



rorc.c

Function Rotate Right with Carry

Syntax

```
rorc.c rD, rA, rB (CU = 1)
```

where

<rD> Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<rB> Specifies the second general-purpose register (rotate amount).

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
If ( GPR<sub>rB</sub>[4:0] == 5'b0 )
{
    GPR<sub>rD</sub> = GPR<sub>rA</sub>;
    N = GPR<sub>rD</sub>[31];
}
Else if (GPR<sub>rB</sub>[4:0] == 5'b00001)
{
    GPR<sub>rD</sub> = {C, GPR<sub>rA</sub>[31:1]};
    C = GPR<sub>rA</sub>[0];
    N = GPR<sub>rD</sub>[31];
}
Else
{
    GPR<sub>rD</sub> = {GPR<sub>rA</sub>[(GPR<sub>rB</sub>[4:0]-2):0], C, GPR<sub>rA</sub>[31:GPR<sub>rB</sub>[4:0]]};
    C = GPR<sub>rA</sub>[GPR<sub>rB</sub>[4:0]-1];
    N = GPR<sub>rD</sub>[31];
}
```

Usage


```
rorc.c r4, r2, r4
```



Description

The *rorc.c* instruction rotates right the content of general-purpose register rA with the carry flag by the rotate amount, the low 5 bits of rB, and stores this result to general-purpose register rD. The carry flag is updated accordingly. As Fig 2-5 shows, the carry flag and register rD are in rotate chain.

Fig 2-5 The Operation of rorc.c Instruction



Exceptions



roric.c

Function Rotate Right Immediate with Carry

Syntax

```
roric.c rD, rA, SA (CU = 1)
```

where

<rD> Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<SA> Specifies the rotate amount.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

Usage

```
roric.c r4, r2, 0x0E
```



Description

The *roric.c* instruction rotates right the content of general-purpose register rA with the carry flag by the rotate amount, the 5-bit SA, and stores this result to general-purpose register rD. The carry flag is updated accordingly. As Fig 2-5 shows, the carry flag and register rD are in rotate chain.

Exceptions



rte

Function Return from Exception

Syntax

rte

Operation

```
PSR.{UMs, IEs, UMc, IEc} =
          PSR.{ UMs, IEs, UMs, IEs};
Condition.{ Ts, Ns, Zs, Cs, Vs, Tc, Nc, Zc, Cc, Vc} =
Condition.{ Ts, Ns, Zs, Cs, Vs, Ts, Ns, Zs, Cs, Vs};
PC = EPC;
```

Usage

rte

Description

The *rte* instruction is used to return from interrupt or exception service routines, just like *jump register* instruction does. After executing this instruction, the program counter changes to target address pointed by exception program counter (EPC); and some fields of the processor status register (PSR) and condition register are restored to the previously saved value. The *rte* instruction can only operate in Kernel mode or in User mode with *cra*-bit set in PSR register.

Exceptions



scb			
Function	Store Combined Word Begin		
Form		19 18 17 16 15 14 13 12 11 10	
Form	OP rD		0 0 0 func6 CU
	0 0 0 0 0	0 0 0 0 0	1 1 0 1 0 0 0
Syntax			
scb	rD, [rA]+	(CU = 0)	

where

<rD>
Specifies the source general-purpose register.

<ra><ra> Specifies the base address register.

Operation

```
byte = GPR<sub>rA</sub>[1:0] xor LittleEndian;

SCR = {GPR<sub>rD</sub>[(8*byte-1):0], GPR<sub>rD</sub>[31:8*byte]};

If (LittleEndian)
    addr[31:0] = {GPR<sub>rA</sub>[31:2], 2'b0};

Else
    addr[31:0] = GPR<sub>rA</sub>[31:0];

Mem<sub>32-8*byte</sub>[addr] = GPR<sub>rD</sub>[31:8*byte];

GPR<sub>rA</sub> = GPR<sub>rA</sub> + 4;
```

Usage

scb r4, [r2]+

Description

The *scb* instruction stores the data in register rD and that in memory indexed by rA to a special register SCR (store combine register). After this store operation is complete, the indexed register rA is post-incremented by 4. The store size and address depend on processor Endian mode and the least significant two bits of the address of register rA. The address alignment error never occurs in this instruction. This instruction can also be used with the *scw* and *sce* instructions to implement un-alignment memory accesses.

Given a word in a special register SCR and a word in memory, the operation of store combine instructions is shown in Fig 2-6:




Fig 2-6 The Operation Table of Store Combine Instruction

Exceptions

Bus error exception



scw						
Function	Store Combine	d Word				
Form	29 28 27 26 25 OP	24 23 22 21 20 rD	19 18 17 16 15 rA	14 13 12 11 10 rB	9 8 7 0 0 0	6 5 4 3 2 1 func6 C
	0 0 0 0 0)		0 0 0 0 0		1 1 0 1 0 1

Syntax

scw rD,
$$[rA]+$$
 (CU = 0)

where

<rD>
Specifies the source general-purpose register.

<ra><ra> Specifies the base address register.

Operation

```
\label{eq:byte} \begin{array}{ll} \text{byte = GPR}_{\text{rA}}[1:0] \ \ \text{xor LittleEndian;} \\ \text{Mem32}[\left\{\text{GPR}_{\text{rA}}[31:2],2'\text{b0}\right\}] = \left\{\text{SCR}[31:32-8*\text{byte}], \ \text{GPR}_{\text{rD}}[31:8*\text{byte}]\right\}; \\ \text{SCR = } \left\{\text{GPR}_{\text{rD}}[\left(8*\text{byte-1}\right):0], \ \text{GPR}_{\text{rD}}[31:8*\text{byte}]\right\}; \\ \text{GPR}_{\text{rA}} = \text{GPR}_{\text{rA}} + 4; \\ \text{Usage} \\ \text{SCW} \qquad \text{r4, [r2]+} \end{array}
```

Description

The scw instruction stores the combined word in special register SCR (store combine register) to the memory indexed by register rA. After this store operation is complete, the indexed register rA is post-incremented by 4. The source register rD and SCR register are combined according to processor Endian mode and the least significant two bits of the address of register rA. The store operation is always a word access. The address alignment error never occurs in this instruction. This instruction can be used with the scb and sce instructions to implement un-alignment memory accesses.

Exceptions

Bus error exception



sce	
Function	Store Combined Word End
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OP
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 1 1 0
Syntax	
sce	[rA] + (CU = 0)
_	
where	
<ra></ra>	Specifies the base address register.

Operation

```
byte = GPR<sub>rA</sub>[1:0] xor LittleEndian;
    if(byte[1:0]==2'b00)

GPR<sub>rA</sub> = GPR<sub>rA</sub> + 4;
else
{
    if (LittleEndian)
addr[31:0] = {GPR<sub>rA</sub>[31:2], (GPR<sub>rA</sub>[1:0] + 1)};
    else
addr[31:0] = {GPR<sub>rA</sub>[31:2], 2'b0};

Mem<sub>8*byte</sub>[addr] = SCR[31:32-8*byte];
    GPR<sub>rA</sub> = GPR<sub>rA</sub> + 4;
}
```

Usage

sce [r2]+

Description

The *sce* instruction stores data in the special register SCR (store combine register) to the memory indexed by register rA. After this store operation is complete, the indexed register rA is post-incremented by 4. The store size and address depend on processor Endian mode and the least significant two bits of the address of register rA. The address alignment error never occurs in this instruction. This instruction can be used with the *scb* and *scw* instructions to implement un-alignment memory accesses.



Exceptions

Bus error exception



sdbbp		
Function	Software Debug Breakpoint	
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OP	i
	0 0 0 0 0 0 0 0 0 code 0 0 0 0 0 0 0 1 1 0	

Syntax

```
sdbbp code(Imm5)
```

where

<code> Specifies the 5-bit software parameter value.

Operation

```
if(not in Debug Mode)
{

if (ice_enable & sj_probe_en)

PC = 0xFF00_0000;
    else
        PC = {EXCPBase[31:16], 16'h1FC};

DEPC = Address of SDBBP instruction;

DM = 1'b1; DBp = 1'b1;
}
else
NOP;
```

Usage

sdbbp 0x0E

Description

The *sdbbp* instruction induces a software debug breakpoint exception, and transfers control to an exception handler. The exception vector location depends on the ICE and probe circuit. When this instruction is executed, the corresponding status bit in debug register (DREG) will be set and the debug exception program counter (DEPC) will point to the address of *sdbbp* instruction.

Exceptions



Function Shift Left Logical

Syntax

```
sll rD, rA, rB (CU = 0)
sll.c rD, rA, rB (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<rB>
Specifies the second source general-purpose register (shift amount).

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} & \text{GPR}_{\text{TD}} \ = \ \big\{ \text{GPR}_{\text{rA}} \big[ \ (31 \ - \ \text{GPR}_{\text{rB}} \big[ \ 4 \colon 0 \, ] \big) \colon 0 \big] \,, \ \ \text{GPR}_{\text{rB}} \big[ \ 4 \colon 0 \, ] \big\{ 0 \big\} \big\} \,; \\ & \text{if} \, (\text{CU}) \\ & \big\{ \\ & \text{N} \ = \ \text{R} \big[ \ 31 \big] \,; \qquad // \ \ \text{R} \ = \ \big\{ \text{GPR}_{\text{rA}} \big[ \ (31 \ - \text{GPR}_{\text{rB}} \big[ \ 4 \colon 0 \, ] \big) \colon 0 \, \big] \,, \ \ \text{GPR}_{\text{rB}} \big[ \ 4 \colon 0 \, ] \big\{ 0 \big\} \big\} \\ & \text{Z} \ = \ (\text{R} = = 0) \,? \ 1 \ \colon \ 0 \,; \\ & \text{C} \ = \ \text{GPR}_{\text{rA}} \big[ \ 32 \ - \ \text{GPR}_{\text{rB}} \big[ \ 4 \colon 0 \, ] \big] \,; \\ & \big\} \end{split}
```

Usage

```
sll r4, r2, r3
```

Description

The sllx instruction left shifts the content of general-purpose register rA with zero insertion by the shift amount, the low 5 bits of register rB, and stores this result to general-purpose register rD.

Exceptions



•	п	v
 ш	и.	٠.

Function Shift Left Logical with Immediate

Syntax

```
slli rD, rA, SA (CU = 0)
slli.c rD, rA, SA (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<SA> Specifies the 5-bit shift amount.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{TD}} &= \big\{ \text{GPR}_{\text{TA}} [ \, (31\text{-SA}) \colon 0 \, ] \, , \, \, \text{SA} \big\{ 0 \big\} \big\} \, ; \\ &\quad \text{if} \, (\text{CU}) \\ &\quad \big\{ \\ &\quad N \, = \, \text{R} [ \, 31 \, ] \, ; \quad / / \, \, \text{R} \, = \, \big\{ \text{GPR}_{\text{TA}} [ \, (31\text{-SA}) \colon 0 \, ] \, , \, \, \text{SA} \big\{ 0 \big\} \big\} \\ &\quad Z \, = \, (\text{R} = = 0) \, ? \, \, 1 \, : \, \, 0 \, ; \\ &\quad C \, = \, \text{GPR}_{\text{TA}} [ \, 32 \, - \, \, \text{SA} ] \, ; \\ &\quad \big\} \end{split}
```

Usage

```
slli r4, r2, 0x3
```

Description

The *sllix* instruction left shifts the content of general-purpose register rA with zero insertion by the shift amount, the 5-bit SA, and stores this result to general-purpose register rD.

Exceptions



srax								
Function	Shift Right Arith	nmetic						
Form	OP	rD	19 18 17 16 15 rA	14 13 12 11 10 9 rB 0	8 7 0 0	fı	ınc6	CU
	0 0 0 0 0					0 1	1 0 1	1

Syntax

```
rD, rA, rB (CU = 0)

rD, rA, rB (CU = 1)
```

where

<rD> Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<rB>
Specifies the second source general-purpose register (shift amount).

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} & \operatorname{GPR}_{\mathtt{rD}} \; = \; \big\{ \operatorname{GPR}_{\mathtt{rB}}[\; 4 \! : \! 0 \, ] \big\{ \operatorname{GPR}_{\mathtt{rA}}[\; 31 \, ] \big\} \,, \; \; \operatorname{GPR}_{\mathtt{rB}}[\; 4 \! : \! 0 \, ] \, \big] \big\} \,; \\ & \text{if}(\; \mathtt{CU}) \\ & \big\{ \\ & \qquad \mathsf{N} \; = \; \mathsf{R}[\; 31 \, ] \,; \quad // \; \; \mathsf{R} \; = \; \big\{ \operatorname{GPR}_{\mathtt{rB}} \big\{ \operatorname{GPR}_{\mathtt{rA}}[\; 31 \, ] \big\} \,, \; \; \operatorname{GPR}_{\mathtt{rA}}[\; 31 \! : \! \operatorname{GPR}_{\mathtt{rB}}[\; 4 \! : \! 0 \, ] \, ] \big\} \\ & \qquad \mathsf{Z} \; = \; (\mathsf{R} = = 0 \, ) \,? \; \; 1 \; : \; 0 \,; \\ & \qquad \mathsf{C} \; = \; \mathsf{GPR}_{\mathtt{rA}}[\; \mathsf{GPR}_{\mathtt{rB}}[\; 4 \! : \! 0 \, ] \! - \! 1 \, ] \,; \\ & \qquad \mathsf{\}} \end{split}
```

Usage

```
sra r4, r2, r3
```

Description

The srax instruction right shifts the content of general-purpose register rA with sign insertion by the shift amount, the low 5 bits of rB, and stores this result to general-purpose register rD.

Exceptions

1 1 1 0 1 1



Sraix	Chift Diabt Arit	hmatia with Im	madiata						
Function	Shift Right Arit	mmenc with im	nediate						
Form	29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12 11 10	9 8	7 (3 5 4	3 2	1 0
	OP	rD	rA	rB	0 0	0	fur	nc6	CU

SA5 (Imm)

Syntax

```
srai rD, rA, SA (CU = 0)
srai.c rD, rA, SA (CU = 1)
```

0 0 0 0 0

where

<rD> Specifies the destination general-purpose register.<rA>

<SA> Specifies the 5-bit shift amount.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} & \text{GPR}_{\text{rD}} \ = \ \big\{ \text{SA} \big\{ \text{GPR}_{\text{rA}}[\ 31\ ] \big\} \,, \quad \text{GPR}_{\text{rA}}[\ 31\ : \text{SA} ] \big\} \,; \\ & \text{if}(\text{CU}) \\ & \big\{ \\ & \text{N = R[31]}; \quad // \ \text{R = } \big\{ \text{SA} \big\{ \text{GPR}_{\text{rA}}[\ 31\ ] \big\} \,, \quad \text{GPR}_{\text{rA}}[\ 31\ : \text{SA} ] \big\} \\ & \text{Z = } (\text{R==0})? \ 1 \ : \ 0; \\ & \text{C = GPR}_{\text{rA}}[\text{SA - 1}]; \\ & \big\} \end{split}
```

Usage

```
srai r4, r2, 0x0E
```

Description

The sraix instruction right shifts the content of general-purpose register rA with sign insertion by the shift amount, the 5-bit SA, and stores this result to general-purpose register rD.

Exceptions



S	rı	X	

Function Shift Right Logical

Syntax

```
rD, rA, rB (CU = 0)

rD, rA, rB (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<rB> Specifies the second source general-purpose register (shift amount).

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} & \text{GPR}_{\text{rD}} \; = \; \big\{ \text{GPR}_{\text{rB}}[\; 4 \! : \! 0 \,] \big\} \big\} \,, \\ & \text{if}(\text{CU}) \\ & \big\{ \\ & \text{N} \; = \; \text{R[} \; 31 \,] \,; \quad // \; \; \text{R} \; = \; \big\{ \; \; \text{GPR}_{\text{rB}} \; \left\{ \; 0 \, \right\} \,, \; \; \text{GPR}_{\text{rA}}[\; 31 \! : \; \; \text{GPR}_{\text{rB}}[\; 4 \! : \! 0 \,] \,] \big\} \\ & \text{Z} \; = \; (\text{R} = = 0) \;? \; \; 1 \; : \; \; 0 \;; \\ & \text{C} \; = \; \text{GPR}_{\text{rA}}[\; \text{GPR}_{\text{rB}}[\; 4 \! : \! 0 \,] \; - \; 1 \,] \;; \\ & \big\} \end{split}
```

Usage

```
srl r4, r2, r3
```

Description

The srlx instruction right shifts the content of general-purpose register rA with zero insertion by the shift amount, the low 5 bits of rB, and stores this result to general-purpose register rD.

Exceptions



SHIA	
Function	Shift Right Logical with Immediate

Syntax

```
rD, rA, SA (CU = 0)

rD, rA, SA (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<SA> Specifies the 5-bit shift amount.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} & \text{GPR}_{\text{TD}} \; = \; \big\{ \text{SA} \big\{ 0 \big\} \,, \; \text{GPR}_{\text{TA}} [\; 31 \colon \text{SA}] \big\} \,; \\ & \text{if}(\text{CU}) \\ & \big\{ \\ & \text{N} \; = \; \text{R} [\; 31] \,; \quad // \; \; \text{R} \; = \; \big\{ \text{SA} \big\{ 0 \big\} \,, \; \text{GPR}_{\text{TA}} [\; 31 \colon \text{SA}] \big\} \\ & \text{Z} \; = \; (\text{R} = = 0) \,? \; \; 1 \; : \; \; 0 \,; \\ & \text{C} \; = \; \text{GPR}_{\text{TA}} [\; \text{SA} \; - \; 1] \,; \\ & \big\} \end{split}
```

Usage

```
srli r4, r2, 0x0E
```

Description

The srlix instruction right shifts the content of general-purpose register rA with zero insertion by the shift amount, the 5-bit SA, and stores this result to general-purpose register rD.

Exceptions



sb

Function Store Byte

Form 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OP rD rA Imm15

1 0 1 1 1

Syntax

sb rD, [rA, SImm15]

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<SImm15> Specifies the 15-bit signed immediate value.

Operation

```
Mem8[GPR_{rA} + Sign Extend(Imm15)] = GPR_{rD}[7:0];
```

Usage

sb r4, [r2, 0x0123]

Description

The *sb* instruction stores the lowest 8 bits of general-purpose register rD to the byte memory indexed by the effective memory address. The effective memory address is the sum of the content of general-purpose register rA and 15-bit signed immediate value.

Exceptions

Bus error exception



sb (post-index)

Function Store Byte (post-index)

Syntax

sb rD, [rA]+, SImm12

where

<rD>
Specifies the destination general-purpose register.

<ra><ra> Specifies the base address register.

<Simm12> Specifies the 12-bit signed immediate value.

Operation

```
\begin{split} & \text{Mem8[GPR}_{\text{rA}}] = \text{GPR}_{\text{rD}} \text{ [7:0];} \\ & \text{GPR}_{\text{rA}} = \text{GPR}_{\text{rA}} + \text{Sign Extend(Imm12);} \end{split}
```

Usage

sb r4, [r2]+, 0x0123

Description

The sb (post-index) instruction stores the lowest 8 bits of general-purpose register rD to the byte memory indexed by the effective memory address. The effective memory address is the content of general-purpose register rA. After this store operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended lmm12.

Exceptions

Bus error exception



sb (pre-index)

Function Store Byte (pre-index)

Form

29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ä	OP					rD					rΑ						1	mn	11	2						fu	nc	:3
0	0	0	1	1																							1	1	1

Syntax

```
sb rD, [rA, SImm12]+
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<Simm12> Specifies the 12-bit signed immediate value.

Operation

```
\begin{split} & \texttt{Mem8[GPR}_{\texttt{rA}} + \texttt{Sign Extend(Imm12)]} = \texttt{GPR}_{\texttt{rD}} \ [7:0]; \\ & \texttt{GPR}_{\texttt{rA}} = \texttt{GPR}_{\texttt{rA}} + \texttt{Sign Extend(Imm12)}; \end{split}
```

Usage

sb
$$r4, [r2, 0x0123]+$$

Description

The *sb* (*pre-index*) instruction stores the lowest 8 bits of general-purpose register rD to the byte memory indexed by the effective memory address. The effective memory address is the sum of the content of general-purpose register rA and the sign-extended lmm12. After this store operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended lmm12.

Exceptions

Bus error exception



sh

Function Store Half-word

1 0 1 0 1

Syntax

sh rD, [rA, SImm15]

where

<rD>
Specifies the destination general-purpose register.

<rA>
Specifies the base address register.

<Simm15> Specifies the 15-bit signed immediate value.

Operation

 $Mem16[GPR_{rA} + Sign Extend(Imm15)] = GPR_{rD} [15:0];$

Usage

sh r4, [r2, 0x0124]

Description

The *sh* instruction stores the lowest 16 bits of general-purpose register rD to the half-word memory indexed by the effective memory address. The effective memory address is the sum of the content of general-purpose register rA and 15-bit signed immediate value. If the effective address is not half-word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



sh (post-index)

Function Store Half-word (post-index)

Syntax

sh rD, [rA]+, SImm12

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<SImm12> Specifies the 12-bit signed immediate value.

Operation

```
\label{eq:mem16[GPR} \begin{split} \text{Mem16[GPR}_{\text{rA}}] &= \text{GPR}_{\text{rD}} \ [15:0]; \\ \text{GPR}_{\text{rA}} &= \text{GPR}_{\text{rA}} + \text{Sign Extend(Imm12)}; \\ \\ \textbf{Usage} \\ \text{sh} & \text{r4, [r2]+, 0x0124} \end{split}
```

Description

The sh (post-index) instruction stores the lowest 16 bits of general-purpose register rD to the half-word memory indexed by the effective memory address. The effective memory address is the content of general-purpose register rA. After this store operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended lmm12. If the effective address is not half-word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



sh (pre-index)

Function Store Half-word (pre-index)

Syntax

sh rD, [rA, SImm12]+

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<Simm12> Specifies the 12-bit signed immediate value.

Operation

```
\begin{split} & \texttt{Mem16[GPR}_{\texttt{rA}} \, + \, \texttt{Sign Extend(Imm12)]} \, = \, \texttt{GPR}_{\texttt{rD}} \, \, [\, 15 \colon \! 0 \,] \, ; \\ & \texttt{GPR}_{\texttt{rA}} \, = \, \texttt{GPR}_{\texttt{rA}} \, + \, \texttt{Sign Extend(Imm12)} \, ; \end{split}
```

Usage

sh r4, [r2, 0x0124]+

Description

The *sh* (*pre-index*) instruction stores the lowest 16 bits of general-purpose register rD to the half-word memory indexed by the effective memory address. The effective memory address is the sum of the content of general-purpose register rA and the sign-extended lmm12. After this store operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended lmm12. If the effective address is not half-word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



sleep

Function Sleep Instruction

Syntax

sleep

Operation

Drive processor core into power saving standby mode

Usage

sleep

Description

The sleep instruction drives the processor core into a power saving standby mode. This instruction holds the processor clock in the low state until an external interrupt, a non-maskable interrupt, or a debug interrupt is received. Before executing the sleep instruction, programmers must ensure that the interrupt condition has been enabled via the IE field in PSR and IM field in ECR. This instruction can only operate in Kernel mode or in User mode with cra-bit set in PSR register.

Exceptions

Control or coprocessor unusable exception (CCU)



sw

Function Store Word

Form 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

OP rD rA | Imm15

1 0 1 0 0

Syntax

sw rD, [rA, SImm15]

where

<rD>
Specifies the destination general-purpose register.

<rA>
Specifies the base address register.

<Simm15> Specifies the 15-bit signed immediate value.

Operation

 $Mem32[GPR_{rA} + Sign Extend(Imm15)] = GPR_{rD} [31:0];$

Usage

sw r4, [r2, 0x0124]

Description

The sw instruction stores the content of general-purpose register rD to the word memory indexed by the effective memory address. The effective memory address is the sum of the content of general-purpose register rA and 15-bit signed immediate value. If the effective address is not word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



sw (post-index)

Function Store Word (post-index)

Syntax

sw rD, [rA]+, SImm12

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<Simm12> Specifies the 12-bit signed immediate value.

Operation

```
\begin{split} & \text{Mem32[GPR}_{\text{rA}}] = \text{GPR}_{\text{rD}} \text{ [31:0];} \\ & \text{GPR}_{\text{rA}} = \text{GPR}_{\text{rA}} + \text{Sign Extend(Imm12);} \end{split}
```

Usage

sw r4, [r2]+, 0x0124

Description

The <code>sw</code> (<code>post-index</code>) instruction stores the content of general-purpose register rD to the word memory indexed by the effective memory address. The effective memory address is the content of general-purpose register rA. After this store operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended lmm12. If the effective address is not word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



sw

Function Store Word (pre-index)

Syntax

sw rD, [rA, SIMM12]+

Operation

```
\begin{split} & \text{Mem32[GPR}_{\text{rA}} + \text{Sign Extend(Imm12)] = GPR}_{\text{rD}} \text{ [31:0];} \\ & \text{GPR}_{\text{rA}} = \text{GPR}_{\text{rA}} + \text{Sign Extend(Imm12);} \end{split}
```

Usage

sw r4, [r2, 0x0124]+

Description

The sw (pre-index) instruction stores the content of general-purpose register rD to the word memory indexed by the effective memory address. The effective memory address is the sum of the content of general-purpose register rA and the sign-extended lmm12. After this store operation is complete, the content of general-purpose register rA is updated with the sum of the content of general-purpose register rA and the sign-extended lmm12. If the effective address is not word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception



stcx						
Function	Store Coprocessor	Data Register	er to Memory			
Form	29 28 27 26 25 24 2 OP	23 22 21 20 19 rD	18 17 16 15 14 1 CrA	13 12 11 10 9 8 7 6 lmm10	5 4 3 2 1 CP# Sub-0	
	0 0 1 1 0				0 1	1

Syntax

where

<rD> Specifies the base address register.
<CrA> Specifies the source coprocessor (CP#) data register.

<Simm12> Specifies the 12-bit signed immediate value.

Operation

```
Mem32[GPR_{rD}+SignExtend(\{Imm10, 2\{0\}\})] = CrA;
```

Usage

stc1 cr8, [r4, 0x0012]

Description

The stcx instruction stores the content of coprocessor data register CrA to the word memory indexed by the effective memory address. The effective memory address is the sum of the content of general-purpose register rD and the sign-extended 2-bit left-shifted Imm10. If the effective address is not word aligned, an address alignment error exception will occur. If the corresponding bit of CU field in processor status register (PSR) is not set, executing a coprocessor instruction will cause control or coprocessor unusable (CCU) exception.

Exceptions

Control or coprocessor unusable exception

Bus error exception



subx		
Function	Subtract	
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	_
1 01111	OP	J
	0 0 0 0 0 0 0 0 1 0 1 0	

Syntax

```
sub rD, rA, rB (CU = 0)
sub.c rD, rA, rB (CU = 0)
```

where

- <rD>
 Specifies the destination general-purpose register.
- <rA> Specifies the first source general-purpose register.
- <rB>
 Specifies the second source general-purpose register.
- <.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} & \text{GPR}_{\text{TD}} \; = \; \text{GPR}_{\text{rA}} \; - \; \text{GPR}_{\text{rB}}; \\ & \text{If (CU)} \\ & \{ \\ & \text{N = R[31]; } \; // \; \text{R = GPR}_{\text{rA}} \; - \; \text{GPR}_{\text{rB}} \\ & \text{Z = (R==0)? 1 : 0;} \\ & \text{C = $\sim$borrow (GPR}_{\text{rA}} \; - \; \text{GPR}_{\text{rB}});} \\ & \text{V = overflow (GPR}_{\text{rA}} \; - \; \text{GPR}_{\text{rB}});} \\ & \} \end{split}
```

Usage

```
sub r4, r2, r3
```

Description

The subx instruction subtracts the content of general-purpose register rB from that of rA, and updates general-purpose register rD with this subtraction result.

Exceptions



$\overline{}$		ᆫ		ŧ
S	ш	n	c	۲.

Function Subtract with Carry

Syntax

```
subc. c rD, rA, rB (CU = 0)
subc.c rD, rA, rB (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} & \text{GPR}_{\text{rD}} \; = \; \text{GPR}_{\text{rA}} \; - \; \text{GPR}_{\text{rB}} \; - \; (\sim \text{C}) \\ & \text{If (CU)} \\ & \{ \\ & \text{N = R[31]; } \; \; // \; \text{R = GPR}_{\text{rA}} \; - \; \text{GPR}_{\text{rB}} \; - \; (\sim \text{C}) \\ & \text{Z = (R==0)? 1 : 0;} \\ & \text{C = } \sim \text{borrow (GPR}_{\text{rA}} \; - \; \text{GPR}_{\text{rB}} \; - \; (\sim \text{C}));} \\ & \text{V = overflow (GPR}_{\text{rA}} \; - \; \text{GPR}_{\text{rB}} \; - \; (\sim \text{C}));} \\ & \} \end{split}
```

Usage

```
subc r4, r2, r3
```

Description

The subcx instruction subtracts the content of general-purpose register rB and the carry flag from the content of rA, and updates general-purpose register rD with this subtraction result.

Exceptions



syscall

Function System Call Trap

Syntax

Syscall Software_Parameter(Imm15) (CU = 0)

where

<software_parameter> Specifies the 15-bit software parameter.

Operation

System call trap

Usage

syscall 0x008E

Description

The syscall instruction induces a syscall exception unconditionally and transfers control to the exception handler. The program registers in the processor core are unchanged when this exception occurs except the following:

- + The bit fields IEc and KUc in Processor Status register (PSR) are saved.
- + The bit fields Tc, Nc, Zc, Cc, and Vc in Condition register are saved.
- → The Exc_code in Exception Cause register (ECR) is 7.
- ★ The EPC register points at the syscall instruction.

Exceptions



t{cond}									
Function	nction Test and Set Condition Flag T								
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 OP rD rA rB	9 8 0 0		6		4 3 func6	2 1 0 CU		
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 EC			1	0	1 0	1 0 0		

Syntax

 $t\{cond\} (CU = 0)$

where

t Specifies the condition flag T. T flag is used in parallel condition execution to determine whether the execution is through the true or false path.

{cond} Specifies the test condition. Table 2-9 shows the 16 condition options that {cond} could be, with their corresponding execution condition (EC) field encoding.

Table 2-9 The EC Field Encoding for Test Condition

		Ε	С		operation	cf test	Suffix
0	0	0	0	0	set T flag on carry set (>=unsigned)	С	cs
1	0	0	0	1	set T flag on carry clear (<unsigned< td=""><td>~C</td><td>CC</td></unsigned<>	~C	CC
2	0	0	1	0	set T flag on (>unsigned)	C & ~Z	GTU
3	0	0	1	1	set T flag on (<=unsigned)	~C Z	LEU
4	0	1	0	0	set T flag on (=)	z	EQ
5	0	1	0	1	set T flag on (!=)	~Z	NE
6	0	1	1	0	set T flag on (>signed)	(Z = 0) & (N = V)	GT
7	0	1	1	1	set T flag on (<=signed)	(Z = 1) (N != V)	LE
8	1	0	0	0	set T flag on (>=signed)	N = V	GE
9	1	0	0	1	set T flag on (<signed)< td=""><td>N != V</td><td>LT</td></signed)<>	N != V	LT
10	1	0	1	0	set T flag on -	N	МІ
11	1	0	1	1	set T flag on +/0	~N	PL
12	1	1	0	0	set T flag overflow	v	vs
13	1	1	0	1	set T flag no overflow	~V	VC
14	1	1	1	0	set T flag on (CNT>0)	CNT>0	CNZ
15	1	1	1	1	set T flag always	-	AL

Operation

```
case(EC)
begin
    4'b0000: T = C;
    4'b0001: T = ~C;
    4'b0010: T = C & ~Z;
    4'b0011: T = ~C | Z;
    4'b0100: T = Z;
    4'b0101: T = ~Z;
```



```
4'b0110: T = (Z==0) & (N==V);
4'b0111: T = (Z==1) | (N!=V);
4'b1000: T = (N==V);
4'b1001: T = (N!=V);
4'b1010: T = N;
4'b1011: T = ~N;
4'b1100: T = V;
4'b1101: T = ~V;
4'b1111: T = 1;
end
```

Usage

tvs

tset

tcnz

Description

The $t\{cond\}$ instruction sets or clears T flag according to the result of condition flag test. The EC field specifies the corresponding condition flag test.

Exceptions



trap{cond}

Function Trap Conditional

Syntax

 $trap\{cond\}$ Software_Parameter (Imm5) (CU = 0)

where

<software_parameter> Specifies the 5-bit software parameter.

{cond} Specifies the trap exception condition. Table 2-10 shows the 15

condition options that {cond} could be, with their corresponding

execution condition (EC) field encoding.

Table 2-10 The EC Field Encoding for Trap Instruction

		E	C		operation	cf test	Suffix
0	0	0	0	0	trap on carry set (>=unsigned)	С	cs
1	0	0	0	1	trap on carry clear (<unsigned)< td=""><td>~C</td><td>CC</td></unsigned)<>	~C	CC
2	0	0	1	0	trap on (>unsigned)	C & ~Z	GTU
3	0	0	1	1	trap on (<=unsigned)	~C Z	LEU
4	0	1	0	0	trap on (=)	z	EQ
5	0	1	0	1	trap on (!=)	~Z	NE
6	0	1	1	0	trap on (>signed)	(Z = 0) & (N = V)	GT
7	0	1	1	1	trap on (<=signed)	(Z = 1) (N != V)	LE
8	1	0	0	0	trap on (>=signed)	N = V	GE
9	1	0	0	1	trap on (<signed)< td=""><td>N != V</td><td>LT</td></signed)<>	N != V	LT
10	1	0	1	0	trap on -	N	МІ
11	1	0	1	1	trap on +/0	~N	PL
12	1	1	0	0	trap overflow	v	vs
13	1	1	0	1	trap no overflow	~V	VC
14	1	1	1	0	No operation	-	-
15	1	1	1	1	trap always	-	AL

Operation

if(cond)
 trap exception;
else
 nop;

Usage

trapeq 0x008E



Description

This is a control instruction which performs conditional trap exception operation. It can only operate in Kernel mode or in User mode with cra-bit set in PSR register.

The $trap\{cond\}$ instruction causes trap exception according to the result of condition code test. When the test result is true, this instruction transfers control to the exception handler. The program

registers in the processor core are unchanged when this exception occurs except the following:

- → The bit fields IEc and KUc in Processor Status register (PSR) are saved.
- + The bit fields Tc, Nc, Zc, Cc, and Vc in Condition register are saved.
- → The Exc_code in Exception Cause register (ECR) is 10.
- ★ The EPC register points at the trap{cond} instruction.

Exceptions



v	$\boldsymbol{\cap}$	\boldsymbol{r}	v
А	u	4	А

Function Logical XOR

Syntax

```
xor rD, rA, rB (CU = 0)
xor.c rD, rA, rB (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

```
\begin{split} \text{GPR}_{\text{rD}} &= \text{GPR}_{\text{rA}} \ ^{} \text{GPR}_{\text{rB}}; \\ &\text{If}\left(\text{CU}\right) \big\{ \\ &\text{N} &= \text{R[31]}; \quad // \text{ R = GPR}_{\text{rA}} \ ^{} \text{GPR}_{\text{rB}} \\ &\text{Z} &= \left(\text{R==0}\right)? \ 1 \ : \ 0; \\ \end{split}
```

Usage

```
xor r4, r2, r3
```

Description

The xoxx instruction bit-wise xors the contents of general-purpose register rA and rB, and updates general-purpose register rD with this result.

Exceptions



2.2 16-Bit Instruction Set

The 16-bit instruction set (including PCE) is not recommended in hand coding assembly, and it is reserved for compiler for hybrid instruction mode to reduce the code size. Restricted to the instruction width, 16-bit instruction set is a 2-operand operation and has small immediate value. If the last 16-bit instruction is not word aligned, it is better to change this 16-bit instruction into the corresponding 32-bit instruction and not to insert a 16-bit nop! instruction to align word boundary, since this instruction increases the execution instruction count.



add!

Function Add

Syntax

add! rDg0, rAg0 (CU = 1)

where

<rDg0> Specifies the destination and first source general-purpose registers (r0~r15).

<rAg0> Specifies the second source general-purpose register (r0~r15).

Operation

N = undefined

Z = undefined

C = undefined

V = undefined

 $GPR_{rD}g0 = GPR_{rD}g0 + GPR_{rA}g0;$

Usage

add! r4, r2

Description

The add! instruction adds up the contents of general-purpose register rDg0 and rAg0, and stores this result to general-purpose register rDg0. All the condition flags (N, Z, C, V) are clobbered by this instruction.

Exceptions



addc!

Function ADD with Carry

Form 0P rD rA func4
0 0 0 0 rDg0 rAg0 1 0 0 1

Syntax

addc! rDg0, rAg0 (CU = 1)

where

<rDg0> Specifies the destination and first source general-purpose registers (r0~r15).

<rAg0> Specifies the second source general-purpose register (r0~r15).

Operation

N = undefined

Z = undefined

C = undefined

V = undefined

 $GPR_{rD}g0 = GPR_{rD}g0 + GPR_{rA}g0 + C;$

Usage

addc! r15, r7

Description

The addc! instruction adds up the contents of general-purpose register rDg0 and rAg0 with the carry flag, and stores this result to general-purpose register rDg0. All the condition flags (N, Z, C, V) are clobbered by this instruction.

Exceptions



addei!

Function ADD with Exponent Immediate

Form 0P rD_{g0} lmm5 func3

1 1 0 0 Exp4 (lmm) 0 0 0

Syntax

addei! rDg0, Imm4 (CU = 1)

where

<rDg0> Specifies the destination and first source general-purpose registers (r0~r15).

<Imm4> Specifies the 4-bit exponent immediate value.

Operation

N = undefined

Z = undefined

C = undefined

V = undefined

 $GPR_{rD}g0 = GPR_{rD}g0 + 2^{Exp4};$

Usage

addei! r9, 1

Description

The addei! instruction adds the content of general-purpose register rDg0 to the exponent immediate 2^{Exp4} , and stores this result to general-purpose register rDg0. All the condition flags (N, Z, C, V) are clobbered by this instruction.

Exceptions



and!

Function Logical AND

Syntax

AND! rDg0, rAg0 (CU = 1)

where

<rDg0> Specifies the destination and first source general-purpose registers (r0~r15).

<rAg0> Specifies the second source general-purpose register (r0~r15).

Operation

N = Undefine; Z = Undefine; $GPR_{rD}g0 = GPR_{rD}g0 & GPR_{rA}g0;$

Usage

and! r14, r2

Description

The and! instruction bit-wise ands the contents of general-purpose register rDg0 and rAg0, and stores this result to general-purpose register rDg0. The condition flags (N, Z) are always clobbered by this instruction.

Exceptions



b{cond}!

Function Branch Conditional

Syntax

```
b\{cond\}! label label in [-2^8 \sim 2^8 - 1]
```

where

{cond} Specifies the branch condition. Table 2-1 shows the 16 condition options that {cond} could be, with their corresponding branch condition (BC) field encoding.
<label> Specifies the branch target symbol name.

Operation

```
if (cond)
    PC = PC<sub>current</sub> + Sign Extend({Disp8, 1'b0});
else
    NOP;
```

Usage

beq! Label

Description

The *b{cond}!* instruction branches to the target address according to the result of condition code test. The branch target address is the sum of the branch displacement, sign-extended 1-bit left-shifted Disp8, and the address of current program counter.

Exceptions



bittst!

Function Bit Test in Register

1 1 0 BN5 (lmm) 1 1 1

Syntax

where

<rDg0> Specifies the destination and first source general-purpose registers (r0~r15).

<BN> Specifies the location of test bit.

Operation

```
N = GPR_{rD}g0 [31]; Z = (GPR_{rD}g0 [BN] = 0)? 1 : 0; 	 // Z = \sim GPR_{rD}g0 [BN]
```

Usage

```
bittst! r7, 0x0E
```

Description

The bittst! instruction tests the BN-bit of general-purpose register rDg0 and updates the condition flag Z according to the test result . The condition flag N is also affected by this instruction.

Exceptions



br{cond}!

Function Branch Register Conditional

Form 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

 OP
 BC
 rA
 func4

 0 0 0
 rAg0
 0 1 0 0

Syntax

br{cond}!rAg0

where

 $\{{\tt cond}\} \quad \text{Specifies the branch condition.} \quad \text{Table 2-1 shows the 16 condition options that } \{{\tt cond}\}$

could be, with their corresponding branch condition (BC) field encoding.

<rAg0> Specifies the branch target address register.

Operation

```
if (cond)
    PC = GPR<sub>rA</sub>g0;
else
    NOP;
```

Usage

brcc! r12

Description

The $br\{cond\}!$ instruction branches to an address specified by the branch target address register rAg0, according to the result of condition code test.

Exceptions

Instruction Address Error Exception (AdEL-instruction)



cmp!

Function Compare

Syntax

cmp! rDg0, rAg0 (CU = 1)

where

<rDg0> Specifies the source general-purpose register (r0~r15).

<rAg0> Specifies the second source general-purpose register (r0~r15).

Operation

```
N = R[31]; // R = GPR_{rD}g0 - GPR_{rA}g0

Z = (R==0)? 1 : 0;

C = \sim borrow (GPR_{rD}g0 - GPR_{rA}g0);

V = overflow (GPR_{rD}g0 - GPR_{rA}g0);
```

Usage

cmp! r6, r2

Description

The cmp! instruction subtracts the content of general-purpose register rAg0 from that of rDg0, and updates the condition flags N/Z/C/V accordingly without modifying any general-purpose register.

Exceptions



jx!

Function Jump (and Link)

Syntax

j! label (LK = 0) label in
$$[0 \sim 2^{12} - 1]$$
 jl! label (LK = 1) label in $[0 \sim 2^{12} - 1]$

where

<label> Specifies the 12-bit jump label displacement.

<LK> Specifies the link register updating bit.

Operation

```
PC = {PCcurrent[31:12], Disp11, 1'b0}
if(LK)

LR = GPR<sub>r3</sub> = PC<sub>current</sub> + 4;
```

Usage

j! Label

Description

The jx! instruction jumps to a calculated target address and updates link register with the address of the following instruction according to LK bit. The jump target address is formed by shifting left the 11-bit displacement address Disp11 by one bit and then combining the address with the high 20 bits of the address of the jump instruction. If LK bit is set, the address of the instruction after the jump instruction is placed into the link register GPR_{r3}.

Exceptions



lbu!

Function Load Byte Unsigned

Syntax

lbu! rDg0, [rAg0]

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<rAg0> Specifies the base address register (r0~r15).

Operation

 $GPR_{rD}g0 = Zero Extend(Mem8[GPR_{rA}g0]);$

Usage

lbu! r4, [r13]

Description

The *1bu!* instruction loads a byte from memory indexed by the content of general-purpose register rAg0, zero-extends the byte and stores this result to general-purpose register rDg0.

Exceptions

Bus error exception

Address error exception: In User mode, the address available only in Kernel/Debug mode is accessed.



lbup!

Function Load Byte Unsigned with Base Pointer

Syntax

lbup! rDg0, Imm5

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<Imm5> Specifies the 5-bit immediate value.

Operation

 $GPR_{rD}g0 = Zero Extend(Mem8[BP+ZeroExtend(Imm5)]);$

Usage

lbup! R15, 0x0E

Description

The *1bup!* instruction loads a byte from memory indexed by the sum of base pointer register r2 and the zero-extended Imm5, zero-extends the byte and stores this result to general-purpose register rDg0.

Exceptions

Bus error exception

Address error exception: In User mode, the address available only in Kernel/Debug mode is accessed.



lh!

Function Load Half-word Signed

Syntax

lh! rDg0, [rAg0]

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<rAg0> Specifies the base address register (r0~r15).

Operation

 $GPR_{rD}g0 = Sign Extend(Mem16[GPR_{rA}g0]);$

Usage

lh! r13, [r5]

Description

The 1h! instruction loads half-word from memory indexed by the content of general-purpose register rAg0, sign-extends the half-word and stores this result to general-purpose register rDg0. If the effective address is not half-word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception

Address error exception



Ihp!

Function Load Half-word Signed with Base Pointer

Syntax

lhp! rDg0, Imm6

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<Imm6> Specifies the 6-bit immediate value.

Operation

 $GPR_{rD}g0 = Sign Extend(Mem16[BP+ZeroExtend({Imm5,1'b0})]);$

Usage

lhp! r4, 0x0E

Description

The 1hp! instruction loads half-word from memory indexed by the sum of base pointer register r2 and the zero-extended 1-bit left-shifted Imm5, sign-extends the half-word and stores this result to general-purpose register rDg0. If the effective address is not half-word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception

Address error exception: In User mode, the address available only in Kernel/Debug mode is accessed.



Idiu!

Function Load Immediate Unsigned

Syntax

ldiu! rDg0, Imm8

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<Imm8> Specifies the 8-bit immediate value.

Operation

$$GPR_{rD}g0 = \{24\{0\}, Imm8\};$$

Usage

ldiu! r4, 0x0E

Description

The *ldiu!* instruction loads an unsigned 8-bit immediate value (*Imm8*) and places the result into general-purpose register rDg0.

Exceptions



lw!

Function Load Word

Syntax

lw! rDg0, [rAg0]

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<rAg0> Specifies the base address register (r0~r15).

Operation

 $GPR_{rD}g0 = Mem32[GPR_{rA}g0];$

Usage

lw! r6, [r2]

Description

The 1w! instruction loads a word from memory indexed by the content of general-purpose register rAg0, and stores this result to general-purpose register rDg0. If the effective address is not word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception

Address error exception



lwp!

Function Load Word with Base Pointer

Syntax

lwp!rDg0, Imm7

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<Imm7> Specifies the 7-bit immediate value.

Operation

$$GPR_{rD}g0 = Mem32[BP + Zero Extend({Imm5,2{0}})];$$

Usage

lwp! R7, 0x10

Description

The 1wp! instruction loads a word from memory indexed by the sum of base pointer register r2 and the zero-extended 2-bit left-shifted Imm5, and stores this result to general-purpose register rDg0. If the effective address is not word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception

Address error exception: In User mode, the address available only in Kernel/Debug mode is accessed.



mlfh!

Function Move Lower Register from Higher Register

Syntax

mlfh! rDg0, rAg1

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<rAg1> Specifies the source general-purpose register (r16~r31).

Operation

 $GPR_{rD}g0 = GPR_{rA}g1;$

Usage

mlfh! r4, r12

Description

The *mlfh!* instruction moves data in a higher source register (r16~r31) to a lower destination register (r0~r15).

Exceptions



mhfl!

Function Move Higher Register from Lower Register

Syntax

mhfl! rDg1, rAg0

where

<rDg1> Specifies the destination general-purpose register (r16~r31).

<rAg0> Specifies the source general-purpose register (r0~r15).

Operation

 $GPR_{rD}g1 = GPR_{rA}g0;$

Usage

mhfl! r14, r12

Description

The *mhf1!* instruction moves data in a lower source register (r0~r15) to a higher destination register (r16~r31).

Exceptions



mv!

Function Move

Syntax

mv! rDg0, rAg0

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<rAg0> Specifies the source general-purpose register (r0~r15).

Operation

 $GPR_{rD}g0 = GPR_{rA}g0;$

Usage

mv! r15, r6

Description

The mv! instruction moves data in a lower source register (r0~r15) to a lower destination register (r0~r15).

Exceptions



neg!

Function Negative

Syntax

neg! rDg0, rAg0 (CU = 1)

where

<rDg0> Specifies the destination general-purpose register (r0~r15).</r>
<rAg0> Specifies the source general-purpose register (r0~r15).

Operation

N = undefined

Z = undefined

C = undefined

V = undefined

 $GPR_{rD}g0 = 0 - GPR_{rA}g0;$

Usage

neg! r9, r1

Description

The *neg!* instruction subtracts the content of general-purpose register rAg0 from zero to get the negative value of the content of general-purpose register rAg0. In other words, the negative operation performs an addition of the one's complement of register rAg0 and one; and places the resulting 2's complement to general-purpose register rDg0. All the condition flags (N, Z, C, V) are always clobbered by this instruction.

Exceptions



nop!

Function No Operation

Syntax

nop!

Operation

No operation;

Usage

nop!

Description

The nop instruction is a 16-bit no operation instruction.

Exceptions



not!

Function Logical NOT

Form

0 1 0 rDg0 rAg0 0 1 1 0

Syntax

not! rDg0, rAg0 (CU = 1)

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<rAg0> Specifies the source general-purpose register (r0~r15).

Operation

N = Undefine;

Z = Undefine;

 $GPR_{rD}g0 = \sim GPR_{rA}g0;$

Usage

not! r4g0, r2g0

Description

The *not!* instruction bit-wise nots the content of general-purpose register rAg0, and stores the result to general-purpose register rDg0. The condition flags (N, Z) are always clobbered by this instruction.

Exceptions



or!

Function Logical OR

Syntax

or! rDg0, rAg0 (CU = 1)

where

<rDg0> Specifies the destination and source general-purpose register (r0~r15).

<rAg0> Specifies the source general-purpose register (r0~r15).

Operation

```
N = Undefine;
Z = Undefine;
GPR_{xD}g0 = GPR_{rD}g0 \mid GPR_{rA}g0;
```

Usage

or! r11, r2

Description

The ox! instruction bit-wise ors the contents of general-purpose register rDg0 and rAg0, and stores the result to general-purpose register rDg0. The condition flags (N, Z) are always clobbered by this instruction.

Exceptions



pop!

Function Load Post-Increment

Syntax

pop! rDgh, [rAg0]

where

represents registers r16~r31; otherwise rDgh represents registers r0~r15.

<rAg0> Specifies the base address register (r0~r7).

Operation

```
\begin{aligned} & \text{GPR}_{\text{rD}} = \text{Mem32[rAg0];} \\ & \text{rAg0} = \text{rAg0} + 4; \\ & \text{Notes:} \\ & \text{if H=1, GPR}_{\text{rD}} = \text{r16} \sim \text{r31,} \\ & \text{else, GPR}_{\text{rD}} = \text{r0} \sim \text{r15,} \\ & \text{rAg0} = \text{r0} \sim \text{r7} \end{aligned}
```

Usage

pop! r18, [r2]

Description

The *pop!* instruction loads a word from memory indexed by the effective address, and stores this result to general-purpose register rDgh. The effective memory address is one of the lowest eight general-purpose registers (r0~r7). After the load operation is complete, the base address register rAg0 is incremented by four. If H bit field is high, the destination register is one of the higher registers (r16~r31); otherwise, the destination register is one of the lower registers (r0~r15). If the effective address is not word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception

Address error exception



push!

Function Store Pre-Decrement

Syntax

push! rDgh, [rAg0]

where

<rDgh> Specifies the source general-purpose register. When H bit field is high, rDgh
represents registers r16~r31; otherwise rDgh represents registers r0~r15.

<rAg0> Specifies the base address register (r0~r7).

Operation

```
\label{eq:mem32[rAg0-4] = GPR} \begin{split} \text{Mem32[rAg0-4] = GPR}_{\text{rD}}; \\ \text{rAg0 = rAg0 - 4;} \\ \\ \text{Notes:} \\ \text{if H=1, GPR}_{\text{rD}} = \text{r16} \sim \text{r31,} \\ \\ \text{else, GPR}_{\text{rD}} = \text{r0} \sim \text{r15,} \\ \\ \text{rAg0 = r0} \sim \text{r7} \end{split}
```

Usage

push! r16, [r2]

Description

The *push!* instruction stores the content of general-purpose register rDgh as word to memory indexed by the effective address. The effective memory address is one of the lowest eight general-purpose registers (r0~r7) minus four. After the store operation is complete, the base address register is updated with the effective address. If H bit field is high, the source register is one of the higher registers (r16~r31); otherwise, the source register is one of the lower registers (r0~r15). If the effective address is not word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception

Address error exception



sdbbp!

Function Software Debug Breakpoint

Syntax

sdbbp! Code(Imm5)

where

<code> Specifies the 5-bit software parameter value.

Operation

```
if(not in Debug Mode)
{
    DEPC = Address of SDBBP instruction;
    DM = 1'b1; BrkSt = 1'b1; DBp = 1'b1;
if (ice_enable & sj_probe_en)
    PC = 0xFF00_0000;
else
    PC = {EXCPBase[31:16], 16'h1FC};
}
else
    NOP;
```

Usage

sdbbp! 0x00

Description

The *sdbbp!* instruction induces a software debug breakpoint exception, and transfers control to an exception handler. The exception vector location depends on the ICE and probe circuit. When this instruction is executed, the corresponding status bit in debug register (DREG) will be set and the debug exception program counter (DEPC) will point to the address of *sdbbp* instruction.

Exceptions



sII!

Function Shift Left Logical

Syntax

sll! rDg0, rAg0 (CU = 1)

where

<rDg0> Specifies the destination and source general-purpose register (r0~r15).

<rAg0> Specifies the source general-purpose register (r0~r15).

Operation

```
\label{eq:continuity} \begin{split} & N = \text{Undefine;} \\ & Z = \text{Undefine;} \\ & C = \text{Undefine;} \\ & \text{GPR}_{\text{rD}} g0 = \left\{ \text{GPR}_{\text{rD}} g0[(31 - \text{GPR}_{\text{rA}} g0[4:0]):0], \text{ GPR}_{\text{rA}} g0[4:0] \left\{ 0 \right\} \right\}; \end{split}
```

Usage

sll! r4, r2

Description

The *s11!* instruction left shifts the content of general-purpose register rDg0 with zero insertion by the shift amount, the lower 5 bits of register rAg0, and stores this result to general-purpose register rDg0. The condition flags (N, Z, C) are always clobbered by this instruction.

Exceptions



slli!

Function Shift Left Logical with Immediate

Syntax

slli! rDg0, SA (CU = 1)

where

<rDg0> Specifies the destination and source general-purpose register (r0~r15).

<SA5> Specifies the 5-bit shift amount.

Operation

```
N = Undefine;
Z = Undefine;
C = Undefine;
GPR<sub>rD</sub>g0 = {GPR<sub>rD</sub>g0[(31-SA):0], SA{0}};
```

Usage

slli! r14, 0x0E

Description

The *s11i!* instruction left shifts the content of general-purpose register rDg0 with zero insertion by the shift amount, the 5-bit SA5, and stores this result to general-purpose register rDg0. The condition flags (N, Z, C) are always clobbered by this instruction.

Exceptions



srli!

Function Shift Right Logical with Immediate

 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

 OP
 rD_{g0}
 Imm5
 func3

 1 1 0
 SA5 (Imm)
 0 1 1

Syntax

Form

srli! rDg0, SA (CU = 1)

where

<rDg0> Specifies the destination and source general-purpose register (r0~r15).

<SA5> Specifies the 5-bit shift amount.

Operation

```
N = Undefine;
Z = Undefine;
C = Undefine;
GPR<sub>rD</sub>g0 = {SA{0}, GPR<sub>rD</sub>g0[31:SA]};
```

Usage

srli! r9, 0x0E

Description

The *srli!* instruction right shifts the content of general-purpose register rDg0 with zero insertion by the shift amount, the 5-bit SA5, and stores this result to general-purpose register rDg0. The condition flags (N, Z, C) are always clobbered by this instruction.

Exceptions



sra!

Function Shift Right Arithmetic

Syntax

Sra! rDg0, rAg0 (CU = 1)

where

<rDg0> Specifies the destination and source general-purpose register (r0~r15).

<rAg0> Specifies the source general-purpose register (r0~r15).

Operation

```
\label{eq:continuity} \begin{split} & N = Undefine; \\ & Z = Undefine; \\ & C = Undefine; \\ & GPR_{rD}g0 = \left\{GPR_{rA}g0 \; [4:0] \left\{GPR_{rD}g0 \; [31]\right\}, \; GPR_{rD}g0[31:GPR_{rA}g0 \; [4:0]]\right\}; \end{split}
```

Usage

sra! r11, r12

Description

The *sra!* instruction right shifts the content of general-purpose register rDg0 with sign insertion by the shift amount, the lowest 5 bits of rAg0, and stores this result to general-purpose register rDg0. The condition flags (N, Z, C) are always clobbered by this instruction.

Exceptions



srl!

Function Shift Right Logical

Syntax

srl! rDg0, rAg0 (CU = 1)

where

<rDg0> Specifies the destination and source general-purpose register (r0~r15).

<rAg0> Specifies the source general-purpose register (r0~r15).

Operation

```
\label{eq:normalization} \begin{split} & N = Undefine; \\ & Z = Undefine; \\ & C = Undefine; \\ & GPR_{rD}g0 = \left\{GPR_{rA}g0[4:0]\{0\}, \ GPR_{rD}g0[31: \ GPR_{rA}g0[4:0]]\right\}; \end{split}
```

Usage

srl! r6, r0

Description

The sx1! instruction right shifts the content of general-purpose register rDg0 with zero insertion by the shift amount, the lowest 5 bits of rAg0, and stores this result to general-purpose register rDg0. The condition flags (N, Z, C) are always clobbered by this instruction.

Exceptions



sb!

Function Store Byte

Syntax

sb! rDg0, [rAg0]

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<rAg0> Specifies the base address register (r0~r15).

Operation

 $Mem8[GPR_{rA}g0] = GPR_{rD}g0[7:0];$

Usage

sb! r4, [r2]

Description

The *sb!* instruction stores the lowest 8 bits of general-purpose register rDg0 to the byte memory indexed by the effective memory address. The effective memory address is the content of general-purpose register rAg0.

Exceptions

Bus error exception

Address error exception: In User mode, the address available only in Kernel/Debug mode is accessed.



sbp!

Function Store Byte with Base Point

Syntax

sbp! rDg0, Imm5

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<Imm5> Specifies the 5-bit immediate value.

Operation

Mem8[BP+ZeroExtended(Imm5)] = GPR_{rD}g0[7:0];

Usage

sbp! r4, 0x0E

Description

The *sbp!* instruction stores the lowest 8 bits of general-purpose register rDg0 to the byte memory indexed by the effective memory address. The effective memory address is the sum of base pointer register (r2) and 5-bit unsigned immediate value.

Exceptions

Bus error exception

Address error exception: In User mode, the address available only in Kernel/Debug mode is accessed.



sh!

Function Store Half-Word

Syntax

sh! rDg0, [rAg0]

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<rAg0> Specifies the base address register (r0~r15).

Operation

 $\texttt{Mem16[GPR}_{\texttt{rA}}\texttt{g0]} = \texttt{GPR}_{\texttt{rD}}\texttt{g0[15:0]};$

Usage

sh! r13, [r5]

Description

The *sh!* instruction stores the lower 16-bit of general-purpose register rDg0 to the half word memory indexed by the effective memory address. The effective memory address is the content of general-purpose register rAg0. If the effective address is not half-word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception

Address error exception



shp!

Function Store Half-word with Base Pointer

Syntax

shp! rDg0, Imm6

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<Imm6> Specifies the 6-bit immediate value.

Operation

 $Mem16[BP+ZeroExtend({Imm5, 1'b0})] = GPR_{rD}g0[15:0];$

Usage

shp! r6, 0x0e

Description

The *shp!* instruction stores the lowest 16 bits of general-purpose register rDg0 to the half-word memory indexed by the effective memory address. The effective memory address is the sum of base pointer register (r2) and the zero-extended 1-bit left-shifted Imm5. If the effective address is not half-word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception

Address error exception: In User mode, the address available only in Kernel/Debug mode is accessed.



sw!

Function Store Word

Syntax

sw! rDg0, [rAg0]

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<rAg0> Specifies the base address register (r0~r15).

Operation

 $\texttt{Mem32[GPR}_{\texttt{rA}}\texttt{g0]} = \texttt{GPR}_{\texttt{rD}}\texttt{g0[31:0]};$

Usage

sw! r4, [r2]

Description

The sw! instruction stores the content of general-purpose register rDg0 to the word memory indexed by the effective memory address. The effective memory address is the content of general-purpose register rAg0. If the effective address is not word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception

Address error exception



swp!

Function Store Word with Base Pointer

Syntax

swp! rDg0, Imm7

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<Imm7> Specifies the 7-bit immediate value.

Operation

 $Mem32[BP+ZeroExtend(Imm5, 2{0})] = GPR_{rD}g0[31:0];$

Usage

swp! r8, 0x10

Description

The swp! instruction stores the content of general-purpose register rDg0 to the word memory indexed by the effective memory address. The effective memory address is the sum of base pointer register (r2) and the zero-extended 2-bit left-shifted lmm5. If the effective address is not word aligned, an address alignment error exception will occur.

Exceptions

Bus error exception

Address error exception: In User mode, the address available only in Kernel/Debug mode is accessed.



sub!

Function Subtract

Form 0P rD rA func4
0 1 0 rDg0 rAg0 0 0 0 1

Syntax

sub! rDg0, rAg0 (CU = 1)

where

<rDg0> Specifies the destination general-purpose register (r0~r15).

<rAg0> Specifies the base address register (r0~r15).

Operation

N = undefined

Z = undefined

C = undefined

V = undefined

 $GPR_{rD}g0 = GPR_{rD}g0 - GPR_{rA}g0;$

Usage

sub! r14, r1

Description

The *sub!* instruction subtracts the content of general-purpose register rAg0 from that of rDg0 and updates general-purpose register rDg0 with this subtraction result. All the condition flags (N, Z, C, V) are always clobbered by this instruction.

Exceptions

None



subei!

Function Subtract with Exponent Immediate

Form 0P rD_{g0} lmm5 func3
1 1 0 1 Exp4 (lmm) 0 0 0

Syntax

subei! rDg0, imm4 (CU = 1)

where

<rpg0> Specifies the destination and first source general-purpose register (r0~r15).

<imm4> Specifies the 4-bit exponent immediate value.

Operation

N = undefined
Z = undefined
C = undefined
V = undefined

 $GPR_{rD}g0 = GPR_{rD}g0 - 2^{Exp4};$

Usage

subei! r10, 0x0E

Description

The subei! instruction subtracts the exponent immediate 2^{Exp4} from general-purpose register rDg0 and updates general-purpose register rDg0 with this subtraction result. All the condition flags (N, Z, C, V) are always clobbered by this instruction.

Exceptions

None



t{cond}!

Function Test and Set the Condition Flag T

Syntax

```
t\{cond\}! (CU = 0)
```

where

t Specifies the condition flag T. T flag is used in parallel condition execution to determine whether the execution is through the true or false path.

{cond} Specifies the test condition. Table 2-9 shows the 16 condition options that {cond} could be, with their corresponding execution condition (EC) field encoding.

Operation

```
case(EC)
    begin
         4'b0000: T = C;
         4'b0001: T = ~C;
         4'b0010: T = C \& ~Z;
         4'b0011: T = ~C \mid Z;
         4'b0100: T = Z;
         4'b0101: T = ~Z;
         4'b0110: T = (Z==0) & (N==V);
         4'b0111: T = (Z==1) | (N!=V);
         4'b1000: T = (N==V);
         4'b1001: T = (N!=V);
         4'b1010: T = N;
         4'b1011: T = \sim N;
         4'b1100: T = V;
         4'b1101: T = ~V;
         4'b1110: T = (CNT>0);
         4'b11111: T = 1;
    end
```

Usage



tcc!

tcnz!

tset!

Description

The $t\{cond\}$ instruction sets or clears T flag according to the result of condition flag test. The EC field specifies the corresponding condition flag test.

Exceptions

None



xor!

Function Logical XOR

Syntax

xor! rDg0, rAg0 (CU = 1)

where

<rDg0> Specifies the destination and source general-purpose register (r0~r15).

<rAg0> Specifies the source general-purpose register (r0~r15).

Operation

```
N = Undefine;
Z = Undefine;
GPR_{rD}g0 = GPR_{rD}g0 ^ GPR_{rA}g0;
```

Usage

xor! r9, r13

Description

The xor! instruction bit-wise xors the contents of general-purpose register rDg0 and rAg0, and updates general-purpose register rD with this result. The condition flags (N, Z) are always clobbered by this instruction.

Exceptions

None



2.3 Synthetic Instruction Set

subrix

Function ADD Register with Immediate

Syntax

```
subri.c rD, rA, SImm14 (CU = 0)
subri.c rD, rA, Simm14 (CU = 1)
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<SImm14> Specifies 14-bit signed immediate value.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

This instruction is equivalent to

```
addri rD, rA, -SImm14 (CU = 0) addri.c rD, rA, -SImm14 (CU = 1)
```

Usage

subri r4, r3, 0x0123



subix

Function ADD with Immediate

Syntax

```
subi.c rD, SImm16 (CU = 0) subi.c rD, Simm16 (CU = 1)
```

where

<rD> Specifies the destination general-purpose register.

<Simm16> Specifies 16-bit signed immediate value.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

This instruction is equivalent to

```
addi rD, -SImm16 (CU = 0)
addi.c rD, -Simm16 (CU = 1)
```

Usage

subi r4, 0x1234



subisx

Function ADD with Immediate Shifted

Syntax

```
subis rD, Imm16 (CU = 0) subis.c rD, Imm16 (CU = 1)
```

where

<rD> Specifies the destination general-purpose register.

<Imm16> Specifies 16-bit immediate value.

<.c> Specifies that the condition flag updating bit CU is true.

Operation

This instruction is equivalent to

```
addis rD, -Imm16 (CU = 0)
addis.c rD, -Imm16 (CU = 1)
```

Usage

subis r4, 0x1234



li

Function Load Immediate to Register

Syntax

li rD, Imm32

where

<rD> Specifies the destination general-purpose register.

<Imm32> Specifies 32-bit immediate value.

Operation

Usage

li r4, 0x7234

li r5, 0x80001234



la

Function Load Immediate to Register

Syntax

```
la rD, LABEL la rd, value
```

where

<rD> Specifies the destination general-purpose register.

<LABEL > Specifies the symbol name.

<value> Specifies the 32-bit immediate value.

Operation

1.

```
la rD, LABEL is equivalent to
    ldis rD, HI<sub>16</sub>(LABEL)
    ori rD, LO<sub>16</sub>(LABEL)

2.
la rD, value is equivalent to
    ldis rD, HI<sub>16</sub>(value)
```

ori rD, LO₁₆(value)

Usage

1.

```
la r6, label
```

label:
2.

la r7, 0x1234



lb

Function Load Byte Signed

Syntax

```
lb rD, [rA]
lb rD, label
lb rD, value
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<label> Specifies the target symbol name

<value> Specifies the 32-bit immediate value. (for absolute addressing)

Operation

1.

This instruction is equivalent to

2.

lb rD, label is equivalent to

la r1, label

lb rD, [r1]

when the label is in .sbss / .sdata section, lb $\, {\tt rD} \,, \,\, {\tt label}$ is equivalent to

where <offset> is the offset between <label> and r28.

3.

lb rD, value is equivalent to

la r1, value

lb rD, [r1]

Usage

lb r6, [r5]

lb r6, label

lb r7, 0 /* absolute addressing */



lbu

Function Load Byte Unsigned

Syntax

lbu rD, [rA]
lbu rD, label
lbu rD, value

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.<label> Specifies the target symbol name.

<value> Specifies the 32-bit immediate value.

Operation

1.

This instruction is equivalent to

lbu rD, [rA,0]

2.

lbu rD, label is equivalent to

la r1, label
lbu rD, [r1]

when the label is in .sbss / .sdata section, lbu rD, label is equivalent to

lbu rD, [gp, offset]

where <offset> is the offset between <label> and r28.

3.

lbu rD, value is equivalent to

la r1, value
lbu rD, [r1]

Usage

1bu r7, 0 /* absolute addressing */



lh

Function Load Half-word Signed

Syntax

```
lh rD, [rA]
lh rD, label
lh rD, value
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.
<label> Specifies the target symbol name.

<value> Specifies the 32-bit immediate value.

Operation

1.

This instruction is equivalent to

2.

lh rD, label is equivalent to

la r1, label
lh rD, [r1]

when the label is in .sbss / .sdata section, lh rD, label is equivalent to

lh rD, [gp, offset]

where <offset> is the offset between <label> and r28.

3.

lh rD, value is equivalent to

la r1, value
lh rD, [r1]

Usage

lh r6, [r5]
lh r6, label

1h r7, 0 /* absolute addressing */



lhu

Function Load Half-word Unsigned

Syntax

lhu rD, [rA]
lhu rD, label
lhu rD, value

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.
<la>label> Specifies the target symbol name.
<value> Specifies the 32-bit immediate value.

Operation

1.

This instruction is equivalent to

lhu rD, [rA, 0]

2.

lhu rD, label is equivalent to

la r1, label
lhu rD, [r1]

when the label is in .sbss / .sdata section, ${\rm lhu}\ {\rm rD},\ {\rm label}$ is equivalent to

lhu rD, [gp, offset]

where <offset> is the offset between <label> and r28.

3.

lhu rD, value is equivalent to

la r1, value
lhu rD, [r1]

Usage

lhu r6, [r5]
lhu r6, label

1hu r7, 0 /* absolute addressing */



lw

Function Load Word

Syntax

lw rD, [rA]
lw rD, label
lw rD, value

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.
<label> Specifies the target symbol name.

<value> Specifies the 32-bit immediate value.

Operation

1.

This instruction is equivalent to

lw rD, [rA, 0]

2.

lw rD, label is equivalent to

la r1, label
lw rD, [r1]

when the label is in .sbss / .sdata section, lw rD, label is equivalent to

lw rD, [gp, offset]

where <offset> is the offset between <label> and r28.

3.

lw rD, value is equivalent to

la r1, value
lw rD, [r1]

Usage

lw r6, [r5]

lw r6, label

1w r7, 0 /* absolute addressing */



sb

Syntax

```
sb rD, [rA]
sb rD, label
sb rD, value
```

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.

<label> Specifies the target symbol name.

<value> Specifies the 32-bit immediate value.

Operation

1.

This instruction is equivalent to

sb rD, [rA, 0]

2.

sb rD, label is equivalent to

la r1,label
sb rD,[r1]

when the label is in .sbss / .sdata section, sb rD, label is equivalent to

sb rD, [gp, offset]

where <offset> is the offset between <label> and r28.

3.

sb rD, value is equivalent to

la r1, value

sb rD, [r1]

Usage

sb r6, [r5]

sb r6, label

sb r7, 0 /* absolute addressing */



sh

Function Store Half-word

Syntax

sh rD, [rA]
sh rD, label
sh rD, value

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the base address register.
<la>label> Specifies the target symbol name .
<value> Specifies the 32-bit immediate value.

Operation

1.

This instruction is equivalent to

sh rD, [rA, 0]

2.

sh rD, label is equivalent to

la r1,label
sh rD,[r1]

when the label is in .sbss / .sdata section, sh rD, label is equivalent to

sh rD, [gp, offset]

where <offset> is the offset between <label> and r28.

3.

sh rD, value is equivalent to

la r1, value
sh rD,[r1]

Usage

sh r7, 0 /* absolute addressing */



sw

Function Store Word

Syntax

rD, [rA] sw rD, label rD, value SW

where

Specifies the destination general-purpose register. <rD>

<rA> Specifies the base address register. Specifies the target symbol name <label> <value> Specifies the 32-bit immediate value

Operation

1.

This instruction is equivalent to

sw rD, [rA, 0]

2.

sw rD, label is equivalent to

la r1, label rD, [r1] sw

when the label is in .sbss / .sdata section, sw rD, label is equivalent to

sw rD, [gp, offset]

where <offset> is the offset between <label> and r28.

3.

sw rD, value is equivalent to

la r1, value sw rD, [r1]

Usage

r6, [r5] sw sw r6, label r7, 0 /* absolute addressing */

sw



mul

Function Multiply

Syntax

mul rD, rA, rB

where

Specifies the destination general-purpose register. <rD> Specifies the source general-purpose register. <rA> Specifies the second source general-purpose register.

Operation

<rB>

This is equivalent to

mul rA, rB mfcel rD

Usage

mul r4, r6, r7



mulu

Function Multiply Unsigned

Syntax

mulu rD, rA, rB

where

Operation

This is equivalent to

mulu rA, rB
mfcel rD

Usage

mulu r4, r6, r7



div

Function Divide

Syntax

div rD, rA, rB

where

 $\mbox{$\mbox{$\mbox{$<$}$rd>$}$} \mbox{$\mbox{$\mbox{$<$}$specifies the destination general-purpose register.}}$

<rA> Specifies the source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

This is equivalent to

div rA, rB

mfcel rD

Usage

div r4, r6, r7



divu

Function Divide Unsigned

Syntax

divu rD, rA, rB

where

<rD>
Specifies the destination general-purpose register.
<rA>
Specifies the source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

This is equivalent to

divu rA, rB
mfcel rD

Usage

divu r4, r6, r7



rem

Function Divide

Syntax

rem rD, rA, rB

where

<rD> Specifies the destination general-purpose register.
<rA>
Specifies the source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

This is equivalent to

div rA, rB
mfceh rD

Usage

rem r4, r6, r7



remu

Function Divide Unsigned

Syntax

remu rD, rA, rB

where

<rD>< Specifies the destination general-purpose register.</pre>
<rB>
Specifies the source general-purpose register.
<rB>
Specifies the second source general-purpose register.

Operation

This is equivalent to

divu rA, rB
mfceh rD

Usage

remu r4, r6, r7



3 GNU Compiler for S+core

3.1 Command Line Options

To run the C compiler, type: gcc.

Usage:

gcc [option|file]

Table 3-1Compiler Command Line Options

Option	Description
-mSCORE5U	S⁺core5U compiler option
-mSCORE5	S⁺core5 compiler option
-mSCORE7	S⁺core7 compiler option
-meb/-mel	Big / little endian option
-S	Compile code into the assembly language
-E	Run only the preprocessor on the named C programs
-o file	Place output in the file `file'
help	Print a description of the command line options recognized by gcc
-ansi	Support all ANSI standard C programs and turn off certain features of GCC that are
	incompatible with ANSI C. The "-ansi" option does not cause non-ANSI programs
	to be rejected gratuitously. For that, "-pedantic" is required in addition to "-ansi".
-pedantic	Issue all the warnings demanded by the strict ANSI C and ISO C++
-W	Inhibit all warnings
-Wall	Enable all the warnings about constructions that users consider questionable, and
	that are easy to avoid (or modify to prevent the warning), even in conjunction with
	macros.
-Werror	Make all warnings into errors
-Q	Make the compiler print out names of each compiled function , and print the
	statistics about each pass when the compilation is done.
-D <i>macro</i>	Define macro macro with the string `1' as its definition
-D <i>macro=defn</i>	Define macro macro as `defn'. All instances of `-D' on the command line are
	processed before any `-U' options.
-Umacro	Undefined macro macro
-gstab+	Produce debugging information for debuggers
-l <i>dir</i>	Add the directory `dir' to the head of the list of directories to be searched for header
	files.
-O0	No optimization
-O1	The compiler tries to reduce code size and execution time.
-O2	Optimize more than O1. Nearly all supported optimizations that do not involve a
	space-speed tradeoff are performed.
-O3	Optimize more than O2. This will turn on all the optimizations -O2 does and turn
	on the function in-lining.



Option	Description	
-Os	Optimize for size. This enables all -O2 optimizations that do not typically increase	
	code size. It also performs further optimizations designed to reduce code size.	
-nostartfiles	Link without crt*.o	
-nostdlib	Link without standard libraries (libc.a, libm.a)	

Example 1:

In DOS command line, type:

gcc -S test.c -o test.s

The test.c is a C code file.

After this command is run, an asm file with name of test.s generates.

Example2:

gcc -S -gstabs+ test.c -o test.s

The test.c is a C code file.

Run this command to generate an asm file with name of test.s, which includes the debug information.

Example3:

gcc -S -O2 test.c -o test.s

The test.c is a c code file.

Run current command to generate an optimized asm file with name of test.s.

Example4:

gcc -S -O2 -gstabs+ test.c -o test.s

The test.c is a c code file.

This generates an optimized asm file with name of test.s, which includes the debug information.

3.2 Stcore7 C Compiler Basic Data Types

Table 3-2 S⁺core7 C Compiler Basic Data Types

Data type	Size	
char / unsigned char	8 bits	
short / unsigned short	16 bits	
int / unsigned int	32 bits	
long / unsigned long	32 bits	
long long / unsigned long long	64 bits	
float	32-bit IEEE floating point format	
double	64-bit IEEE floating point format	



3.3 S⁺core7 C Compiler Calling Convention

The S⁺core 7 has 32 general registers, here we divide them into several register classes (listed in the following table).

		Preserved across
Register	Usage	function calls
r0	stack pointer	Yes
r1	temporary generally used by assembler.	No
r2	frame pointer	Yes
r3	link registers	Yes
r4 - r7	used to pass arguments and return value.	No
r8 - r11	calling-saved register	No
r12 - r21	callee-saved register; optionally used as frame	Yes
	pointer	
r22 - r27	calling-saved register	No
r28	global pointer	Yes
r29	compiler reserved	Yes
r30 - 31	used by operating system only	Yes
hi	multiply/divide special register. Holds the most	No
	significant 32 bits of multiply or the remainder of	
	a divide	
lo	multiply/divide special register. Holds the least	No
	significant 32 bits of multiply or the quotient of a	
	divide	
sr0	special register for counter	No
sr1	special register for load combine instructions	No
sr2	special register for store combine instructions	No
	•	,

The compiler will pass 1^{st~} 4th parameters (if these parameters are smaller than 32 bits) using the registers r4-r7, and put the return value into the register r4. If the function has more than 4 parameters, the 5th parameter will be placed in memory [sp+16], the 6th will be placed in [sp+20], and so on.

Examples

Here we list an example of arguments passing. On the left side is the C source code, and the assembly code generated by the compiler is listed on the right side. We can find that the 5th parameter (5) will be placed in [sp+16] and the 6th parameter will be placed in [sp+20].



```
void arg6 (int a,int b,int c,int
                                             .text
                                                   .align 2
d,int e,int f);
                                                   .globl main
int main (void)
                                             main:
                                                          r2,[r0,-4]+
                                                   SW
 arg6 (1,2,3,4,5,6);
                                                          r3,[r0,-4]+
                                                   sw
}
                                                          r0,[r0,-4]+
                                                   sw
                                                          r0,24
                                                   subi
                                                          r2,r0
                                                   mv
void arg6 (a,b,c,d,e,f)
                                                          r8,__main
                                                   la
      int a,b,c,d,e,f;
                                                          r8
                                                   brl
{
                                                          r8,5
                                                   li
}
                                                          r8,[r0,16]
                                                   sw
                                                   li
                                                          r8,6
                                                          r8,[r0,20]
                                                   sw
                                                   li
                                                          r4,1
                                                   li
                                                          r5,2
                                                          r6,3
                                                   li
                                                   li
                                                          r7,4
                                                   la
                                                          r8,arg6
                                                   brl
                                                          r8
                                                   addi
                                                          r2,24
                                                   lw
                                                          r0,[r2]+,4
                                                          r3,[r0]+,4
                                                   lw
                                                   lw
                                                          r2,[r0]+,4
                                                          r3
                                                   br
                                                   .align 2
                                                   .globl arg6
                                             arg6:
                                                          r2,[r0,-4]+
                                                   sw
                                                          r0,[r0,-4]+
                                                   sw
                                                          r2,r0
                                                          r0,[r2]+,4
                                                   lw
```

3.4 Using Inline Assembly

This section describes how to use the inline assembly in S+core gcc.

To learn more details about inline assembly, please refer to : http://www.ibiblio.org/qferg/ldp/GCC-Inline-Assembly-HOWTO.html.

r2,[r0]+,4

r3

lw br



3.4.1 Assembler Instructions with C Expression Operands

```
asm ("andri %1,%0, 0x10" : "=r"(result): "r"(src));
```

Here 'src' is the C expression for the input operand, while 'result' is that of the output operand. Each of them has a "r" as its operand constraint, saying that, an integer register is required. The '=' in '=r' indicates that the operand is an output; all output operands' constraints must use '='. The constraints use the same language used in the machine description (*note Constraints::.).

3.4.2 Basic Inline Assembly

The format for basic inline assembly is very simple,

```
asm ("statements");
```

Examples:

```
1.asm("nop") ;
```

It will simply output an assembly statement "nop" in the assembly language file generated by the compiler,

```
2.asm("mv r1,r2");
```

This statement will move the value in r2 to r1.

Note: This statement may be harmful, since the r1 is damaged but you have not told the S+core gcc

3.4.3 Extended Inline Assembly

In basic inline assembly, only instructions can be supported. However, besides instructions, extended inline assembly can also accommodate operands. This will allow us to specify the input registers, output registers and a list of clobbered registers.

Here is the basic format:

```
asm ( "statements" : output_registers : input_registers : clobbered_list);
```

3.4.4 Assembler Template

The assembler template contains a set of assembly instructions inserted inside the C program. The general formats are each instruction should be enclosed within double quotes; the entire group of instructions should be within double quotes. Each instruction should be terminated with a delimiter; the valid delimiters are newline (\n) and semicolon (;) and '\n' may be followed by a tab(\t). Operands corresponding to the C expressions are represented by %0, %1 ...

3.4.5 Operands

In an assembler instruction using 'asm', you can now specify the operands of the instruction using C expressions. This means no more guessing on which registers or memory locations will contain the data you want to use.

The operands behind the first colon represent the output operands; the second, represent the input



operands; and the third, to be clobbered after the inline assembly instruction.

If there are more than one output operands, they should be separated by commas. The same criterion are applied to inout and clobbered operands.

In spite of the actual operand, an operand constraint takes place; that is, a string and a pair of parentheses should enclose the actual operand.

3.4.6 Commonly Used Constraints

The operand constraints make S+core gcc recognize what kind of value to be used in the assembly instruction template.

1. Register operand constraint(r)

When operands are specified using this constraint, they are stored in General Purpose Registers(GPR)

Example:

```
int main()
{
    int a = 3;
    int b = 6;
    asm("mv %0,%1":"=r"(a):"r"(b));
    return 0;
}
```

The asm statement "asm("mv %0,%1":"=r"(a):"r"(b));" is to pass the value of b to a, so, the value of a is equal to 6 after the inline assembly statement is executed.

2. Memory operand constraint(m)

When the operands are in the memory, any operation performed on them will occur directly in the memory location, as opposed to register constraints, which first saves the value in a register to be modified and then write it back to the memory location. But register constraints are usually used only when they are absolutely necessary for an instruction or they significantly speed up the process.

Example1.

```
int main()
{
int g = 4;
int l = 3;
   __asm__ ("sw %1, %a0": "=m"(g): "r"(l));
return 0;
}
```

The asm statement is to store the value of a(3) into g. Note: You must use the format "%a0", because g is a memory address, "a" must be added in "%a0".

The assembly code is as follows:

```
sw r4, [r2, 0]
```

Example 2.

```
int lw(){
```



```
int 1;
int g;
__asm__ ("lw %0, %al": "=r"(l): "m"(g));
return a;
}
```

The assembly code is as follows:

```
lw r4, [r2, 4]
```

3.4.7 Clobber List

Certain instructions clobber hardware registers. We have to list these registers in the clobber-list, i.e., the field after the third ':' in the asm function. This is to inform S+core gcc that we will use and modify them ourselves. So, S+core gcc will not assume that the values it loads into these registers are valid. We haven't listed the input and output registers in this list, because they are specified explicitly as constraints and S+core gcc knows that "asm" uses them. If the instructions use any other registers implicitly or explicitly, and the registers do not present either in input or output constraint list), then registers have to be specified in the clobbered list.

Example:

```
asm("mv r1,r2": : :"r1");
```

This statement will move the value in r2 to r1, and destroy (clobber) the value in the r1 register. The "r1" behinds the third ":" can tell the compiler the value in "r1" will be damaged.



4 GNU Assembler for S+core

4.1 Command Line Options

Table 4-1 Assembler Command Line Options

Option	Description	
-SCORE5U	-FIXDD will fix data dependency for SCORE5U.	
-SCORE5	-FIXDD will fix data dependency for SCORE5.	
-SCORE7	Default setting, -FIXDD will fix data dependency for SCORE7.	
-EB	Big Endian (default)	
-EL	Little Endian	
-FIXDD	Assembler will fix data dependency	
-NWARN	Assembler will not generate data dependency warning messages.	
-USE_R1	Assembler will not generate warning messages for using R1 (temp) register.	
-G0	Gp switch size is zero, gp addressing will not be used.	
gstabs	Generate stabs debugging information for each assembler line.	
- I dir	Add directory <i>dir</i> to the search list for .include directives	
-o objfile	Name the object-file output from as objfile	
-O0	Assembler will not generate optimized code.	

Usage:

score-linux-elf-as -SCORE5U -EL -USE_R1 -gstabs -I . -o test.o test.s

4.2 Assembly Language Syntax

Assembly language source files consist of a sequence of statements, one per line. Each statement has the following format, each part of which is optimal:

Label: instruction # comment

A Label allows you to identify the location of program counter (ie, its address) at that point in the program. This label then can be used, for example, as a target for branch instructions or for load or store instructions. A label can be any valid symbol, followed by a colon":". A valid symbol, in turn, is one that only uses the alphabetic characteristics A to Z and a to z, the digit 0 to 9, as well as "_", "-" and "\$". Note that you cannot start a symbol with a digit.

A comment is anything that is following "#". Everything that is following "#" is ignored to the end of the line except #include and #define. C-style comments (using /* and */) are also allowed.

The instruction field is the read meat of your program: it is any valid S⁺core assembly language instruction that you can use. It also includes the so-called pseudo op operations or assembler directives: "instructions" that tell the assembler itself to do something. These directives will be



discussed later.

4.3 Assembler Directive

All assembler directives have names that begin with a full-stop ".". The directives presented here (in alphabetical order) are the most useful ones that you may need to use in your assembly language programs.

■ .align

Syntax .align alignment [, [fill][, max]]

Function Pad the location counter (in the current subsection) to a particular storage

boundary for the next data directives. *fill* gives the fill value to be stored in the padding bytes, if *fill* is omitted, the padding bytes are normally zero. *max* is the maximum number of bytes that should be skipped by this alignment directive.

Example .align 8, 0x1, 16

Advances the location counter until it is a multiple of 8, but can not exceed 16, stores 0x1 in the padding bytes. If the location counter is already a multiple of 8,

no change is needed.

■ .ascii

Syntax .ascii strings

Function Insert the string into the assembly, with no null character

Example .ascii "JNZ"

Inserts the byte 0x4a 0x4e 0x5a

■ .asciz

Syntax .asciz strings

Function Like ".ascii", but follows the string with a zero byte

Example .asciz "JNZ"

Inserts the byte 0x4a 0x4e 0x5a 0x00

.balign

Syntax .balign <power_2>[, [fill][, max]]

Function Pad the location counter (in the current subsection) to a particular storage boundary

Example .balign 8

Advances the location counter until it is a multiple of 8. If the location counter is

already a multiple of 8, no change is needed.



■ .byte

Syntax .byte expressions

Function Insert the byte value of the expression into the object file. expressions are

separated by comments.

Example .byte 64,'A'

Inserts the bytes 0x40, 0x41

.byte 0x42

Inserts the byte 0x42 (0x or 0X are in hexadecimal)

.byte 0b1000011, 0104

Inserts the bytes 0x43, 0x44 (0b or 0B are in binary, numbers starting with

0 are in octal)

■ .comm

Syntax .comm symbol, length

Function Declare a common, or un-initialized data object by specifying the object's

name symbol with size length

Example .comm uu, 16

Declares global common symbol uu with 16 bytes. If Id sees a definition for uu or more common symbol uu with the same size, then it will allocate 16 bytes of uninitialized memory. If Id sees multiple common symbols uu without

the same size of 16 bytes, it will allocate space using the largest size.

■ .data

Syntax .data [subsection]

Function Switch the destination of the following statements into the data section of the

final executable

Example .data

Switches to data section

■ .equ

Syntax .equ symbol, expression

Function Set the value of symbol to expression

Example .equ zzz, (5*8)+2

zzz is absolute symbol with address to be 42; this is equivalent to zzz = 42.

■ .extern



Syntax .extern symbol

Function Specify the symbol defined in other source file

Example .extern label_zzz

Specifies label_zzz defined in other source file

■ .global

Syntax .global symbol

Function Specify the *symbol* to be made globally visible to all other modules which are part of

executable file and visible to linker

Example .global _start

Specifies _start globally visible to all other module, including linker

■ .include

Syntax .include filename

Function Insert the contents of "filename" into the current source file. This is exactly the

same as using #include in C.

Example .include "aaa.h"

Same as #include file aaa.h

■ .hword

Syntax .hword expression

Function Expect zero or more *expressions*, and emit a 16-bit number for each expression

Example .hword 0xaa55,12345

Inserts the bytes 0x55, 0xaa, 0x39, 0x30

■ .int

Syntax .int expression

Function Expect zero or more expressions, of any section, separated by commas. For each

expression, at run time, emit a number that is the value of that expression. The byte order and bit size of the number depends on what kind of target the assembly is for.

Example .int aaa

Inserts 4 bytes in uninitialized section for symbol aaa

■ .org



Syntax .org new-lc[,fill]

Function Advance the location counter of the current section to new-lc, and the intervening

bytes are filled with fill; if the comma and fill are omitted, fill defaults to zero. You

can't use .org to cross sections.

Example .org 0x1234

Advances the location counter of the current section to 0x1234. The intervening

bytes are filled with zero.

.section

Syntax .section <section-name> {,"<flags>"}

Function Assemble the following code into a section named section-name

Example .section .text1,"wa"

Starts text1 section which are writable and allowable

■ .space

Syntax .space size[,fill]

Function This directive emits size bytes, each of value fill. If the comma and fill are omitted,

fill is assumed to be zero.

Example .space 100, 0x11

Inserts 100 bytes of 0x11 from current position

■ .text

Syntax .text

Function Switch the destination of following statements into the *text* section

Example .text

Switches to text section

■ .word

Syntax .word expression

Function Insert the (32-bit) word value of expression into the object file

Example .word 0xdeadbeaf

Inserts the bytes 0xaf 0xbe 0xad 0xde into the object file



4.4 S⁺core Specific Directives

■ .set nofixdd

Syntax .set nofixdd

Function Not to insert bubbles for data dependency instructions. .set nofixed is default.

Example .set nofixdd

Not to insert bubbles when data dependency occurs.

■ .set fixdd

Syntax .set fixdd

Function Insert bubbles for data dependency instructions.

Example .set fixdd

Inserts bubbles when data dependency occurs.

■ .set nwarn

Syntax .set nwarn

Function Not to generate warnings if the data dependency occurs among source machine

language instructions

Example .set nwarn

Not to pop up warning message when data dependency occurs

■ .set r1

Syntax .set r1

Function Not to generate warnings if the source program uses *r1*. Allow user to use *r1*

Example .set r1

Not to pop up warning messages if r1 is used

■ .set nor1

Syntax .set nor1

Function Generate warnings if the source program uses *r1*

Example .set nor1

Pops up warning messages if r1 is used

■ .set volatile



Syntax .set volatile

Function Not to do any optimization after this directive until .set optimize

Example .set volatile

Assembler will not do any optimization after this directive until .set optimize.

.set optimize

Syntax .set optimize

Function Do optimization after this directive until .set volatile

Example .set optimize

Assembler will do optimization after this directive until .set volatile.

■ .sdata

Syntax .sdata

Function Switch the destination of following statements into the *sdata* section, which is used

for small data

Example .sdata

Switches to sdata section

■ .rdata

Syntax .rdata

Function Switch the destination of following statements into the *rdata* section, which is used for

read-only data

Example .rdata

Switches to *rdata* section

■ .frame

Syntax .frame frame-register, offset, return-pc-register

Function Describe a stack frame. No stack traces can be done in the debugger

without **.frame**. The first register is the frame register; offset is the distance from the frame register to the virtual frame pointer; the second register is the return program register. You must use **.ent** before **.frame** and only one **.frame** can be used

per .ent.

Example .frame r2, 0x100000, r3

Tells a stack frame, the frame register is r2, and the offset from sp to the virtual

frame pointer is 0x100000, the return program register is r3.



■ .mask

Syntax .mask bit-mask, frame-offset

Function Indicate which of the integer registers are saved in the current function's stack frame;

this is for the debugger to explain the frame chain.

Example .mask 0x80010000, -4

Tells debugger register r31 and r16 are saved; the offset from the top of the stack

frame to the top of save area is -4.

■ .ent

Syntax .ent proc-name

Function Set the beginning of the procedure *proc-name*; used to generate information for the

debugger

Example .ent function_1

Marks the beginning of function_1

.end

Syntax .ent proc-name

Function Set the end of the procedure *proc-name*; used to generate information for the

debugger

Example .end function_1

Marks the end of function_1

■ .bss

Syntax .bss

Function Switch the destination of following statements to the bss section, which is used for

data that is uninitialized anywhere

Example .bss

Switches to bss section

4.5 Sections and Relocations

Roughly, a section is a range of addresses, with no gaps; all data "in" those addresses is treated the same for some particular purposes. For example, there may be a "read only" section.

The linker Id reads many object files (partial programs) and combines their contents to form a runnable program. When as emits an object file, the partial program is assumed to start at address 0. Id assigns the final addresses for the partial program so that different partial programs do not overlap.



This is actually an oversimplification, but it suffices to explain how as uses sections.

Id moves blocks of bytes of your program to their run-time addresses. These blocks slide to their run-time addresses as rigid units; their length does not change and neither does the order of bytes within them. Such a rigid unit is called a *section*. Assigning run-time addresses to sections is called <u>relocation</u>. It includes the task of adjusting mentions of object-file addresses so they refer to the proper run-time addresses.

An object file written by as has at least three sections, any of which may be empty. These are named text, data and bss sections.

as can also generate whatever other named sections you specify using the .section directive. If you do not use any directives that place output in the .text or .data sections, these sections still exist, but are empty. Within the object file, the text section starts at address 0, the data section follows, and the bss section follows the data section.

To let Id know which data changes when the sections are relocated, and how to change that data, as also writes to the object file details of the relocation needed. To perform relocation Id must know, each time an address in the object file is mentioned:

- Where in the object file is the beginning of this reference to an address?
- How long (in bytes) is this reference?
- Which section does the address refer to? What is the numeric value of (address) (start-address of section)?
- Is the reference to an address "Program-Counter relative"?

In fact, every address as ever using is expressed as (section) + (offset into section).

Further, most expressions as computes have this section-relative nature. In this manual we use the notation $\{secname \ N\}$ to mean "offset N into section secname."

Apart from text, data and bss sections, you need to know about the <u>absolute</u> section. When Id mixes partial programs, addresses in the absolute section remain unchanged. For example, address {absolute 0} is "relocated" to run-time address 0 by Id. Although the linker never arranges two partial programs' data sections with overlapping addresses after linking, *by definition*, their absolute sections must overlap. Address {absolute 239} in one part of a program is always the same address when the program is running as address {absolute 239} in any other part of the program.

The idea of sections is extended to the <u>undefined</u> section. Any address whose section is unknown at assembly time is by definition rendered {undefined U_{i} - where U is filled in later. Since numbers are always defined, the only way to generate an undefined address is to mention an undefined symbol. A reference to a named common block would be such a symbol: its value is unknown at assembly time so it has section *undefined*.

By analogy, the word section is used to describe groups of sections in the linked program. Id puts all



partial programs' text sections in contiguous addresses in the linked program. It is customary to refer to the *text section* of a program, meaning all the addresses of all partial programs' text sections. Likewise for data and bss sections.



5 GNU Linker for S⁺core

5.1 Command Line Options

Table 5-1Linker Command Line Options

Option	Description
-e ADDR/entry ADDR	Set start address
-EB	Link big-endian objects (default)
-EL	Link little-endian objects
-larchive	Add archive file archive to the list of files to link
-Ldir	Add dir to library search path
-M	Print map file on standard output
-o NAME	Set output file name
-Tscriptfile	Read linker script
-v/version	Print version information
warn-common	Warn about duplicate common symbols
fatal-warnings	Treat warnings as errors
-G gpsize	Set the maximum size of objects to be optimized using the GP register
	to size

Usage:

Score-linux-elf-ld -Texec.ld test.o -lc -L .-o test.exec



6 Appendix

6.1 Instruction Index

Contents	Instructions
	32-bit ADD: addx
	ADD with Carry: <u>addcx</u>
	ADD immediate: addix
	ADD with Immediate shifted: addisx
	ADD register with immediate: addrix
	16-bit ADD: add!
	16-bit ADD with carry: <u>addc!</u>
	16-bit ADD with immediate: <u>addei!</u>
	32-bit SUB: subx
	SUB with carry: <u>subcx</u>
	SUB immediate: subix
	SUB with immediate shifted: subisx
ALU	SUB register with immediate: subrix
	16-bit SUB: sub!
	16-bit SUB with immediate: <u>subei!</u>
	32-bit NEG: negx
	16-bit NEG: neg!
	32-bit CMP: cmp{TCS}.c
	CMP immediate: cmpi.c
	CMP register with zero: cmpz{TCS}.c
	16-bit CMP: cmp!
	32-bit Mul: mul
	32-bit mulu: mulu
	32-bit div: div
	32-bit divu: divu
	32-bit AND: andx
	AND immediate: andix
Logical	AND immediate shifted: andisx
	AND register with immediate: andrix
	16-bit AND: and!
	32-bit OR: orx
	OR immediate: orix
	OR immediate shifted: orisx
	OR register with immediate: orrix
	16-bit OR: or!
	32-bit XOR: xorx
	16-bit XOR: xor!



less transitions.
Instructions
32-bit NOT: notx
16-bit NOT: not!
T <cond>: t(cond)</cond>
16-bit T <cond>: t{cond}!</cond>
32 bit move: mv{cond}
Move to control register: mtcr
Move from control register: mfcr
16-bit move (r ₁ -r ₁₅) to (r ₁ -r ₁₅): <u>mv!</u>
16-bit move (r ₁ -r ₁₅) to (r ₁₆ -r ₃₁): mlfh!
16-bit move (r ₁₆ -r ₃₁) to (r ₁ -r ₁₅): mhfl!
Bit test: <u>bittst.c</u>
16-bit test: bittst!
Rotate left: rolx
Rotate left with carry: rolc.c
Rotate left with immediate: rolix
Rotate left immediate with carry: rolic.c
Rotate right: rorx
Rotate right with carry: rorc.c
Rotate right with immediate: rorix
Rotate right immediate with carry: roric.c
Shift left logical: <u>sllx</u>
Shift left logical with immediate: sllix
16-bit shift-left logical: <u>sll!</u>
16-bit shift-left logical with immediate: slli!
Shift right arithmetic: <u>srax</u>
Shift right arithmetic with immediate: sraix
16-bit shift-right arithmetic: <u>sra!</u>
Shift right: srlx
Shift right with immediate: <u>srlix</u>
16-bit shift-right: srl!
16-bit shift-right with immediate: srli!
Extend signed byte: extsbx
Extend unsigned byte: extzbx
Extend signed half-word: extshx
Extend unsigned half-word: extzhx
32-bit jump: jx
16-bit jump: <u>ix!</u>
32-bit branch: <u>b{cond}</u> <u>b{cond}</u>
32-bit branch with register: br{cond} br{cond}
16-bit branch: b{cond}!
16-bit branch with register: br{cond}!



Contents	Instructions
	Load byte: <u>lb</u>
	Load byte post-index: <u>lb</u>
	Load byte pre-index: <u>lb</u>
	Load byte unsigned: <u>lbu</u>
	Load byte unsigned post-index: <u>lbu</u>
	Load byte unsigned pre-index: lbu
	Load half-word: <u>lh</u>
	Load half-word post-index: <u>lh</u>
	Load half-word pre-index: <u>lh</u>
	Load half-word unsigned: <u>lhu</u>
	Load half-word unsigned post-index: <u>lhu</u>
	Load half-word unsigned pre-index: <u>lhu</u>
	Load word: lw
	Load word post-index: <u>lw</u>
	Load word pre-index: lw
	16-bit load unsigned byte: <u>lbu!</u>
	16-bit load signed half-word: <u>lh!</u>
	16-bit load word: lw!
	16-bit load byte with bp: <u>lbup!</u>
Data processing	16-bit load half-word with bp: <u>lhp!</u>
	16-bit load word with bp: <u>lwp!</u>
	Store byte: sb
	Store byte post-index: sb
	Store byte pre-index: sb
	Store half-word: sh
	Store half-word post-index: sh
	Store half-word pre-index: sh
	Store word: sw
	Store word post-index: sw
	Store word pre-index: sw
	16-bit store signed byte: sb!
	16-bit store signed half-word: sh!
	16-bit store signed word: sw!
	16-bit store signed byte with bp: sbp!
	16-bit store signed half-word bp: shp!
	16-bit store signed word bp: swp!
	16-bit push!: push!
	16-bit pop!: <u>pop!</u>



Contents	Instructions
Load/ store combine	Load combined word begin: lcb
	Load combined word: <u>lcw</u>
	Load combined word end: <u>lce</u>
	Store combined word begin: scb
	Store combined word: scw
	Store combined word end: sce
	Load immediate: Idi
Load immediate	Load immediate shift: Idis
	16-bit load immediate: Idiu!
	Coprocessor user-defined instruction: copx
	Move to coprocessor data register: mtcx
	Move to coprocessor control register: mtccx
Coprocessor control	Move from coprocessor data register: mfcx
	Move from coprocessor control register: mfccx
	Load data to coprocessor: ldcx
	Store data from coprocessor: stcx
	User-defined instruction: ceinst
Custom engine control	Move to custom engine: mtcex
	Move from custom engine: mfcex
Special register control	Move from special register: mfsr
Special register control	Move to special register: mtsr
Cache control	<u>Cache</u>
	32-bit trap: trap{cond}
	32-bit syscall: syscall
	sleep: <u>sleep</u>
System Control	32-bit debug: sdbbp
System Control	16-bit debug: sdbbp!
	rte: <u>rte</u>
	pflush: pflush
	drte: drte



6.2 Instruction Alphabet Table

Alphabet	Instruction
	<u>addx</u>
Α	<u>addcx</u>
	<u>addix</u>
	<u>andisx</u>
	<u>addrix</u>
	<u>andx</u>
	<u>andix</u>
	<u>andisx</u>
	<u>addrix</u>
	add!
	addc!
	addei!
	and!
	<u>b{cond}</u>
	<u>b{cond}l</u>
	<u>b{cond}!</u>
D.	<u>bittst.c</u>
В	br{cond}
	br{cond}l
	bittst!
	br{cond}!
	cache
	<u>ceinst</u>
	cmp{TCS}.c
С	<u>cmpi.c</u>
	cmpz{TCS}.c
	<u>copx</u>
	cmp!
	<u>div</u>
D	<u>divu</u>
	<u>drte</u>
	<u>extsbx</u>
E	<u>extshx</u>
[<u>extzbx</u>
	<u>extzhx</u>
J	<u>ix</u>
<u> </u>	<u>jx!</u>



Alphabet	Instruction
	<u>lcb</u>
	<u>lce</u>
	<u>lcw</u>
	Load byte: <u>lb</u>
	Load byte post-index: <u>lb</u>
	Load byte pre-index: <u>lb</u>
	Load byte unsigned: <u>lbu</u>
	Load byte unsigned post-index: <u>lbu</u>
	Load byte unsigned pre-index: <u>lbu</u>
	<u>ldcx</u>
	<u>ldi</u>
	<u>ldis</u>
	Load half-word: <u>lh</u>
L	Load half-word post-index: <u>lh</u>
1	Load half-word pre-index: <u>lh</u>
	Load half-word unsigned: <u>lhu</u>
	Load half-word unsigned post-index: lhu
	Load half-word unsigned pre-index: <u>lhu</u>
	Load word: <u>lw</u>
	Load word post-index: <u>lw</u>
	Load word pre-index: <u>lw</u>
	<u>ldiu!</u>
	16 bit load unsigned byte: <u>lbu!</u>
	16 bit load signed half-word: <u>lh!</u>
	16 bit load word: lw!
	16 bit load byte with bp: <u>lbup!</u>
	16 bit load half-word with bp: <u>lhp!</u>
	16 bit load word with bp: lwp!
	<u>mfcex</u>
	<u>mtcr</u>
	<u>mfcx</u>
	<u>mfccx</u>
	<u>mfsr</u>
	<u>mtcex</u>
	<u>mtcr</u>
M	<u>mtcx</u>
	mtccx
	<u>mtsr</u>
	mv{cond}
	<u>mul</u>
	<u>mulu</u>
	mlfh!
	mhfl!



Alphabet	Instruction
	<u>mv!</u>
	negx
	nop
N	notx
	neg!
	nop!
	not!
	orx
	orix
0	<u>orisx</u>
	<u>orrix</u>
	<u>or!</u>
	<u>pflush</u>
Р	pop!
	push!
	rolx
	rolix
	<u>rolc.c</u>
	<u>rolic.c</u>
R	<u>rorx</u>
	<u>rorix</u>
	rorc.c
	<u>roric.c</u>
	<u>rte</u>
	<u>scb</u>
	<u>sce</u>
	<u>scw</u>
	<u>sdbbp</u>
	sleep
	<u>sllx</u>
	sllix
	srax
	sraix
S	<u>srlx</u>
	<u>srlix</u>
	Store byte: <u>sb</u>
	Store byte post-index: sb
	Store byte pre-index: sb
	Store half-word: sh
	Store half-word post-index: sh
	Store half-word pre-index: sh
	Store word: sw
	Store word post-index: sw



Alphabet	Instruction
	Store word pre-index: sw
	stcx
	<u>subx</u>
	subcx
	<u>syscall</u>
	sdbbp!
	<u>sil!</u>
	<u>slli!</u>
	<u>srli!</u>
	<u>sra!</u>
	<u>srl!</u>
	16-bit store signed byte: sb!
	16-bit store signed half-word: sh!
	16-bit store signed word: sw!
	16-bit store signed byte with bp: sbp!
	16-bit store signed half-word bp: shp!
	16-bit store signed word bp: swp!
	sub!
	subei!
	t{cond}
Т	trap{cond}
	t{cond}
X	<u>xorx</u>
^	xor!

6.3 Assembler Directive Index

GNU Assembly Directive	Description
<u>.align</u>	Pad the location counter (in the current subsection) to a particular
	storage boundary
<u>.ascii</u>	Insert the string into the assembly, with no null character
<u>.asciz</u>	Like ".ascii", but follows the string with a zero byte.
<u>.balign</u>	Align the address to <power_2> bytes</power_2>
h. da	Insert the byte value of the expression into the object file.
<u>.byte</u>	Expressions are separated by comments.
<u>.comm</u>	Declare a common symbol named symbol
<u>.data</u>	Switch the destination of following statements into the data
	section of the final executable.
<u>.equ</u>	Set the value of symbol to expression
<u>.extern</u>	Specify the symbol is defined in other source file
	Specify the symbol to be made globally visible to all other
<u>.global</u>	modules that are part of executable files and visible to linker.



GNU Assembly Directive	Description
<u>.hword</u>	Insert the (16-bit) half-word value of the expression into the object file.
<u>.include</u>	Insert the contents of "filename" into the current source file. This is exactly the same as C's use of #include
<u>.int</u>	Expects zero or more expressions, separated by comments. For each expression, emit a number that is the value of the expression.
<u>.org</u>	Advance the location counter of the current section to <i>new-lc</i> . You can't use .org to cross sections.
<u>.section</u>	Start a new code or data section. Flags: b: bss section n: section is not loaded w: writable section d: data section r: read-only section x: executable section a: ignored
<u>.set</u>	Set the symbol to expression .set nor1 .set r1 .set nwarn: no pop warning message .set nofixdd: default .set fixdd: will insert bubbles for data dependency instructions .set volatile: will not modify the original assembly file .set optimize: will modify the original assembly file according to code optimization.
<u>.space</u>	This directive emits size bytes, each of value <i>fill</i> . If the comma and <i>fill</i> are omitted, <i>fill</i> is assumed to be zero.
<u>.text</u>	Switch the destination of following statements into the text section
<u>.</u> word	Insert the (32-bit) word value of expression into the object file



6.4 Enhanced MAC Instruction

6.4.1 32-Bit Instruction

Inteex		
Function	Move Data to Custom Engine Register	
Form 29 28 27 2	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
	OP rD rA rB 0 0 0 func6 CI	J
	0 0 0 0 0 (optional) 0 0 0 HI LO 1 0 0 1 0 1	0

Syntax

where

<rD>
Specifies the source general-purpose register.

<rA> Specifies the second source general-purpose register.

Operation

Usage

```
mtcehl r4, r2
```

Description

The *mtcex* instruction moves data from general-purpose register to custom engine registers CEH/CEL according to the HI and LO bits in the instruction form. HI bit specifies the data



transmission to CEH register while LO bit specifies that to CEL register. **Table** 2-5 lists the instruction name, HI and LO bits encoding and the corresponding operation of mfcex and mtcex instructions. The mtcex instruction can also transfer data to CEH and CEL registers simultaneously; rA is optional for mfcex and mtcex instructions.

Exceptions



mfcex										
Function	Move Data from	n Custom Engi	ine Register							
Form	29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12 11 10	9	8 7	6	5 4	3 2	1 0
FOIII	OP	rD	rA	rB	0	0 0		fur	ıc6	CU
	0 0 0 0 0		(optional)	0 0 0 HI LO			1	0 0	1 0	0 0

```
mfcel rD (HI = 0, LO = 1, CU = 0)

mfceh rD (HI = 1, LO = 0, CU = 0)

mfcehl rD, rA (HI = 1, LO = 1, CU = 0)
```

where

<rD>
Specifies the destination general-purpose register.

<ra><ra> Specifies the second destination general-purpose register.

Operation

Usage

```
mfcehl r4, r2
```

Description

The mfcex instruction moves data from custom engine register CEH/CEL to general-purpose register according to the HI and LO bits in the instruction form. HI bit specifies the data transmission to CEH register while LO bit specifies that to CEL register. The mfcex instruction can transfer data from CEH and CEL registers simultaneously; rA is optional for mfcex instruction. Table 2-5 lists the



instruction name, HI and LO bits encoding and the corresponding operation of mfcex and mtcex instructions.

Exceptions



div		
Function	Divide	
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
1 01111	OP	
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0

$$div$$
 rA, rB (CU = 0)

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

Operation

```
\begin{split} \text{CEL} &= \text{Q(} \text{ GPR}_{\text{rA}} \text{ / GPR}_{\text{rB}} \text{ ),} \\ \\ \text{CEH} &= \text{R(} \text{ GPR}_{\text{rA}} \text{ / GPR}_{\text{rB}} \text{ )} \\ \\ \text{(GPR}_{\text{rA}}, \text{ GPR}_{\text{rB}} \text{ are treated as signed)} \end{split}
```

Usage

Description

The div instruction performs a division on the content of general-purpose register rA. The dividend is the signed value of the content of rA and the divisor is the signed value of the content of general-purpose register rB. Both operands are treated as 32-bit 2's-complement values. The custom engine execution exception is induced when the divisor is zero; consequently, the result of this operation is undefined. The quotient word of the divided result is placed in custom engine register CEL; and the remainder word of the divided result is placed in custom engine register CEH.

The move from custom engine instructions such as <code>mfceh</code>, <code>mfcel</code> or <code>mfcehl</code> can move the contents of custom engine registers CEH and CEL into general-purpose registers.

Exceptions

Custom engine execution exception: Divided by zero



divu	
Function	Divide Unsigned
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
. 0	OP rD rA rB 0 0 0 func6 CU
	0 0 0 0 0 0 0 0 0 0 0 0 1 1 0
Syntax	
divu	rA, rB (CU = 0)
where	
<rd></rd>	Specifies the destination general-purpose register.
<ra></ra>	Specifies the source general-purpose register.

Operation

```
\begin{split} \text{CEL} &= \ \text{Q(} \ \text{GPR}_{\mathtt{rA}} \ / \ \text{GPR}_{\mathtt{rB}} \ ) \ , \\ \\ \text{CEH} &= \ \text{R(} \ \text{GPR}_{\mathtt{rA}} \ / \ \text{GPR}_{\mathtt{rB}} \ ) \\ \\ &( \text{GPR}_{\mathtt{rA}}, \ \text{GPR}_{\mathtt{rB}} \ \text{are treated as unsigned)} \end{split}
```

r2, r3

Description

divu

The *divu* instruction performs a division on the content of general-purpose register rA. The dividend is the unsigned value of the content of rA; and the divisor is the unsigned value of the content of general-purpose register rB. Both operands are treated as 32-bit 2's-complement values. The custom engine execution exception is induced when the divisor is zero; consequently, the result of this operation is undefined. The quotient word of the divided result is placed in custom engine register CEL, and the remainder word of the divided result is placed in custom engine register CEH. The move from custom engine instructions such as *mfceh*, *mfcel* or *mfcehl* can move the contents of custom engine register CEH and CEL into general-purpose registers.

Exceptions

Custom engine execution exception: Divided by zero.



mul

Function Multiply (Signed)

Syntax

mul rA, rB (CU = 0)

where

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

$$\label{eq:hi_rb} \left\{\text{HI,LO}\right\} \ = \ \text{GPR}_{\mathtt{rA}} \ * \ \text{GPR}_{\mathtt{rB}}$$

$$(\text{GPR}_{\mathtt{rA}}, \ \text{GPR}_{\mathtt{rB}} \ \text{are treated as signed})$$

Usage

mul r2, r3

Description

The *mu1* instruction performs a signed multiplication of general-purpose register rA and rB. The multiplicand is the signed value in general-purpose register rA; and the multiplier is the signed value in general-purpose register rB. Both operands are treated as 32-bit 2's-complement values. The low word of the multiplication result is placed in custom engine register CEL, and the high word is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code>, <code>mfcel</code> or <code>mfcehl</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



Ш	
	1.1

Function Multiply (Signed, Fractional)

Form

29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12 11 10	987	6 5	4 3 2	1 0
OP	rD	rA	rB	0 0 0		func6	CU
0 0 0 0 0	0 0 0 0 0			0 0 0	1 0	0 0 0	0 1

Syntax

mul.f rA, rB

where

<ra><ra> Specifies the first source general-purpose register.</ra>

<rB>< Specifies the second source general-purpose register.</p>

Operation

```
 \label{eq:cel} \begin{tabular}{ll} \{\tt CEH,CEL\} &= \tt GPR_{rA} & \tt GPR_{rB} \\ \end{tabular}   \end{tabular}  \begin{tabular}{ll} (\tt GPR_{rA}, \tt GPR_{rB} \tt are treated as signed-fractional) \\ \end{tabular}
```

Usage

mul.f r2, r3

Description

The *mull.f* instruction performs a multiplication of general-purpose register rA and rB. The multiplicand is the signed-fractional value in general-purpose register rA; and the multiplier is the signed-fractional value in general-purpose register rB. Both operands are treated as 32-bit 2's -complement values. The low word of the multiplication result is placed in custom engine register CEL, and the high word is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code>, <code>mfcel</code> or <code>mfcehl</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



m	ш	•	•
	ш	и	

Function Multiply (Unsigned)

Syntax

mulu
$$rA$$
, rB (CU = 0)

where

<rA> Specifies the first source general-purpose register.

<rB> Specifies the second source general-purpose register.

Operation

$$\label{eq:hi_rb} \left\{ \text{HI,LO} \right\} \ = \ \text{GPR}_{\text{rA}} \ * \ \text{GPR}_{\text{rB}}$$

$$\left(\text{GPR}_{\text{rA}}, \ \text{GPR}_{\text{rB}} \ \text{are treated as unsigned} \right)$$

Usage

Description

The mulu instruction performs a multiplication of general-purpose register rA and rB. The multiplicand is the unsigned value in general-purpose register rA; and the multiplier is the unsigned value in general-purpose register rB. The low word of the multiplication result is placed in custom engine register CEL, and the high word is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code>, <code>mfcel</code> or <code>mfcehl</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



Function Multiply-Add (Signed)

Form 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Syntax

mad rA, rB

where

<ra><ra> Specifies the first source general-purpose register.

<rB>< Specifies the second source general-purpose register.</p>

Operation

```
 \left\{ \texttt{CEH}, \texttt{CEL} \right\} \ = \ \left\{ \texttt{CEH}, \texttt{CEL} \right\} \ + \ \texttt{GPR}_{\texttt{rA}} \ \star \ \texttt{GPR}_{\texttt{rB}}   \left( \texttt{GPR}_{\texttt{rA}}, \ \texttt{GPR}_{\texttt{rB}} \ \text{are treated as signed} \right)
```

Usage

mad r2, r3

Description

The *mad* instruction adds custom engine registers {CEH, CEL} to the multiplication of general-purpose register rA and rB. The multiplicand is the signed value in general-purpose register rA. The multiplier is the signed value in general-purpose register rB. Both operands are treated as 32-bit 2's -complement values. The low word of the multiply-add result is placed in custom engine register CEL, and the high word is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code>, <code>mfcel</code> or <code>mfcehl</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



m	n	9	a	п
•		а	u	u

Function Multiply-Add (Unsigned)

Form 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Syntax

madu rA, rB

where

<ra><ra> Specifies the first source general-purpose register.

<rB>< Specifies the second source general-purpose register.</p>

Operation

Usage

madu r2, r3

Description

The *madu* instruction adds custom engine registers {CEH, CEL} to the multiplication of general-purpose register rA and rB. The multiplicand is the unsigned value in general-purpose register rA. The multiplier is the unsigned value in general-purpose register rB. The low word of the multiply-add result is placed in custom engine register CEL, and the high word is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code>, <code>mfcel</code> or <code>mfcehl</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions

0 0 1 0 0 0 0 0 0 0



mad.f			
Function	Multiply-Add (Signe	ed, Fractional)	
Form		23 22 21 20 19 18 17 16 15 0 0 0 0 rA	rB H Z F S U func5

Syntax

mad.f rA, rB

where

<ra><ra> Specifies the first source general-purpose register.

1 1 1 0 0 0 0 0 0 0

<rB>
Specifies the second source general-purpose register.

Operation

Usage

mad.f r2, r3

Description

The *mad.f* instruction adds custom engine registers {CEH, CEL} to the multiplication of general-purpose register rA and rB. The multiplicand is the signed-fractional value in general-purpose register rA. The multiplier is the signed-fractional value in general-purpose register rB. Both operands are treated as 32-bit 2's-complement values. The low word of the multiply-add result is placed in custom engine register CEL, and the high word is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code>, <code>mfcel</code> or <code>mfcehl</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions

0 0 0 0 0 0 0 0 0 1



msb

Function Multiply-Sub (Signed)

Form

29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

OP 0 0 0 0 0 rA rB H Z F S U func5

Syntax

msb rA, rB

where

<rA> Specifies the first source general-purpose register.

1 1 1 0 0 0 0 0 0 0

<rB> Specifies the second source general-purpose register.

Operation

Usage

msb r2, r3

Description

The *msb* instruction subtracts the multiplication of general-purpose register rA and rB from custom engine registers {CEH, CEL}. The multiplicand is the signed value in general-purpose register rA. The multiplier is the signed value in general-purpose register rB. Both operands are treated as 32-bit 2's-complement values. The low word of the multiply-sub result is placed in custom engine register CEL, and the high word is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code>, <code>mfcel</code> or <code>mfcehl</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



msbu		
Function	Multiply-Sub (Unsigned)	
	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
Form	OP 0 0 0 0 rA rB	$oxed{H} oxed{Z} oxed{F} oxed{S} oxed{U}$ func5
	1 1 1 0 0 0 0 0 0	0 0 0 0 1 0 0 0 0 1

msbu rA, rB

where

Operation

```
 \begin{aligned} & \left\{ \texttt{CEH}, \texttt{CEL} \right\} \ = \ \left\{ \texttt{CEH}, \texttt{CEL} \right\} \ - \ \texttt{GPR}_{\texttt{rA}} \ * \ \texttt{GPR}_{\texttt{rB}} \\ & (\texttt{GPR}_{\texttt{rA}}, \ \texttt{GPR}_{\texttt{rB}} \ \text{are treated as unsigned}) \end{aligned}
```

Usage

msbu r2, r3

Description

The *msbu* instruction subtracts the multiplication of general-purpose register rA and rB from custom engine registers {CEH, CEL}. The multiplicand is the unsigned value in general-purpose register rA. The multiplier is the unsigned value in general-purpose register rB. The low word of the multiply-sub result is placed in custom engine register CEL, and the high word is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code>, <code>mfcel</code> or <code>mfcehl</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



msb.f		
Function	Multiply-Sub (Signed, Fractional)	
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 OP 0 0 0 0 0 rA rB HZFSU func5	0
	1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1

msb.f rA, rB

where

<rA> Specifies the first source general-purpose register.

<rB>< Specifies the second source general-purpose register.</p>

Operation

Usage

msb.f r2, r3

Description

The msb.f instruction subtracts the multiplication of general-purpose register rA and rB from custom engine registers {CEH, CEL}. The multiplicand is the signed-fractional value in general-purpose register rA. The multiplier is the signed-fractional value in general-purpose register rB. Both operands are treated as 32-bit 2's-complement values. The low word of the multiply-sub result is placed in custom engine register CEL, and the high word is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code>, <code>mfcel</code> or <code>mfcehl</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



mazl	
Function	Multiply-Add (Lower Part)
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OP 0 0 0 0 rA rB H Z F S U func5
	1 1 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0

mazl rA, rB

where

<rA> Specifies the first source general-purpose register.
<rB> Specifies the second source general-purpose register.

Operation

```
\begin{aligned} \text{CEL} &= 0 + \text{GPR}_{\texttt{rA}} \text{[15:0]} * \text{GPR}_{\texttt{rB}} \text{[15:0]} \\ &(\text{GPR}_{\texttt{rA}}, \text{GPR}_{\texttt{rB}} \text{ are treated as signed}) \end{aligned}
```

Usage

mazl r2, r3

Description

The multiplicand is the low 16-bit signed value in general-purpose register rA. The multiplier is the low 16-bit signed value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-add result is placed in custom engine register CEL.

The custom engine instructions such as mfcel or mfcehl can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



mazl.f		
Function	Multiply-Add (Lower Part, Fractional)	
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
	OP 0 0 0 0 0 rA rB	HZFSU func5
	1 1 1 0 0 0 0 0 0	0 1 1 0 0 0 0 0 1 0

mazl.f rA, rB

where

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

```
\begin{split} \text{CEL} &= 0 + \text{GPR}_{\mathtt{rA}} [\, 15 \colon \! 0 \,] \  \, * \  \, \text{GPR}_{\mathtt{rB}} [\, 15 \colon \! 0 \,] \\ \text{(GPR}_{\mathtt{rA}}, \  \, \text{GPR}_{\mathtt{rB}} \  \, \text{are treated as signed-fractional)} \end{split}
```

Usage

mazl.f r2, r3

Description

The multiplicand is the low 16-bit signed-fractional value in general-purpose register rA. The multiplier is the low 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-add result is placed in custom engine register CEL.

The custom engine instructions such as <code>mfcel</code> or <code>mfceh1</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



madl		
Function	Multiply-Add (Lower Part)	
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
	OP 0 0 0 0 0 rA rB	$H \mid Z \mid F \mid S \mid U $ func5
	1 1 1 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 0

madl rA, rB

where

<rA> Specifies the first source general-purpose register.
<rB> Specifies the second source general-purpose register.

Operation

```
CEL = CEL + GPR_{rA}[15:0] * GPR_{rB}[15:0]
(GPR_{rA}, GPR_{rB} are treated as signed)
```

Usage

madl r2, r3

Description

The *mad1* instruction adds custom engine registers CEL to the multiplication of general-purpose register rA and rB. The multiplicand is the low 16-bit signed value in general-purpose register rA. The multiplier is the low 16-bit signed value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-add result is placed in custom engine register CEL.

The custom engine instructions such as mfcel or mfcehl can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



madl.fs					
Function	Multiply-Add (Lower Part, Fractional, Saturation)				
Form		23 22 21 20 19 18 17 16 15 14 13 12 11 10 0 0 0 0 rA rB	9 8 7 6 5 4 3 2 1 0 H Z F S U func5		
	1 1 1 0 0 0	0 0 0 0	0 0 1 1 0 0 0 0 1 0		

```
madl.fs rA, rB
```

where

<rA> Specifies the first source general-purpose register.
<rB> Specifies the second source general-purpose register.

Operation

```
\begin{split} \text{CEL} &= \text{CEL} + \text{GPR}_{\text{rA}} \text{[15:0]} * \text{GPR}_{\text{rB}} \text{[15:0]} , \\ &(\text{GPR}_{\text{rA}}, \text{GPR}_{\text{rB}} \text{ are treated as signed-fractional}) \end{split}
```

Usage

```
madl.fs r2, r3
```

Description

The *mad1.fs* instruction adds custom engine registers CEL to the multiplication of general-purpose register rA and rB, and then clamps the result to boundary value when overflow occurs. The multiplicand is the low 16-bit signed-fractional value in general-purpose register rA. The multiplier is the low 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-add result is placed in custom engine register CEL.

The custom engine instructions such as mfcel or mfcehl can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



mszl																														
Function	Mu	ltip	oly-	Sub) (L	.ow	er	Pa	rt)																					
Form	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			OF	•		0	0	0	0	0			rA					rB			Н	\mathbf{Z}	F	S	$ \mathbf{U} $		f	unc	:5	
	1	1	1	Λ	Λ	Λ	Λ	Λ	Λ	Λ											Λ	1	Λ	Λ	Λ	Λ	Λ	1	Λ	Λ

mszl rA, rB

where

<rA> Specifies the first source general-purpose register.
<rB> Specifies the second source general-purpose register.

Operation

```
\begin{split} \text{CEL} &= 0 - \text{GPR}_{\mathtt{rA}} \text{[15:0]} * \text{GPR}_{\mathtt{rB}} \text{[15:0]} \\ &(\text{GPR}_{\mathtt{rA}}, \text{GPR}_{\mathtt{rB}} \text{ are treated as signed}) \end{split}
```

Usage

mszl r2, r3

Description

The *msz1* instruction subtracts the multiplication of general-purpose register rA and rB from zero. The multiplicand is the low 16-bit signed value in general-purpose register rA. The multiplier is the low 16-bit signed value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-sub result is placed in custom engine register CEL.

The custom engine instructions such as mfcel or mfcehl can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



mszl.f				
Function	Multiply-Sub ((Lower Part, Fractional	1)	
Form	29 28 27 26 29 OP			9 8 7 6 5 4 3 2 1 0 H Z F S U func5
	1 1 1 0 0	0 0 0 0 0		0 1 1 0 0 0 0 1 0 0

mszl.f rA, rB

where

<rA> Specifies the first source general-purpose register.
<rB> Specifies the second source general-purpose register.

Operation

```
\begin{split} \text{CEL} &= 0 - \text{GPR}_{\mathtt{rA}} [\, 15 \colon \! 0 \,] \  \, * \  \, \text{GPR}_{\mathtt{rB}} [\, 15 \colon \! 0 \,] \quad , \\ (\text{GPR}_{\mathtt{rA}}, \  \, \text{GPR}_{\mathtt{rB}} \  \, \text{are treated as signed-fractional} \,) \end{split}
```

Usage

mszl.f r2, r3

Description

The mszl.f instruction subtracts the multiplication of general-purpose register rA and rB from zero. The multiplicand is the low 16-bit signed-fractional value in general-purpose register rA. The multiplier is the low 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-sub result is placed in custom engine register CEL.

The custom engine instructions such as mfcel or mfcehl can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



msbl			
Function	Multiply-Sub ((Lower Part)	
Form	29 28 27 26 2 OP	25 24 23 22 21 20 19 18 17 16 15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		0 0 0 0 0 0	0 0 0 0 0 0 1 0 0

msbl rA, rB

where

<rA> Specifies the first source general-purpose register.
<rB> Specifies the second source general-purpose register.

Operation

```
\begin{split} \text{CEL} &= \text{CEL} - \text{GPR}_{\text{rA}}[\text{15:0}] * \text{GPR}_{\text{rB}}[\text{15:0}] \ , \\ (\text{GPR}_{\text{rA}}, \text{GPR}_{\text{rB}} \text{ are treated as signed}) \end{split}
```

Usage

msbl r2, r3

Description

The *msb1* instruction subtracts the multiplication of general-purpose register rA and rB from custom engine register CEL. The multiplicand is the low 16-bit signed value in general-purpose register rA. The multiplier is the low 16-bit signed value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-sub result is placed in custom engine register CEL.

The custom engine instructions such as <code>mfcel</code> or <code>mfceh1</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions

0 0 1 1 0 0 0 1 0 0



msbl.fs

Function Multiply-Sub (Lower Part, Fractional, Saturation)

Form

29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

OP

0 0 0 0 0 rA

rB

H Z F S U func5

1 1 1 0 0 0 0 0 0 0

Syntax

msbl.fs rA, rB

where

<rA> Specifies the first source general-purpose register.

<rB>< Specifies the second source general-purpose register.</p>

Operation

```
\begin{split} \text{CEL} &= \text{CEL} - \text{GPR}_{\text{rA}} \text{[15:0]} * \text{GPR}_{\text{rB}} \text{[15:0]} \text{,} \\ &(\text{GPR}_{\text{rA}}, \text{GPR}_{\text{rB}} \text{ are treated as signed-fractional}) \end{split}
```

Usage

msbl.fs r2, r3

Description

The *msbl.fs* instruction subtracts the multiplication of general-purpose register rA and rB from the custom engine register CEL, and then clamps the result to boundary value when overflow occurs. The multiplicand is the low 16-bit signed-fractional value in general-purpose register rA. The multiplier is the low 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-sub result is placed in custom engine register CEL.

The custom engine instructions such as mfcel or mfcehl can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



mazh				
Function	Multiply- Add ((Higher Part)		
Form	29 28 27 26 29 OP	25 24 23 22 21 20 19 18 1 0 0 0 0 0 0 r		9 8 7 6 5 4 3 2 1 0 H Z F S U func5
	1 1 1 0 0	0 0 0 0 0	1	1 1 0 0 0 0 0 0 1 1

mazh rA, rB

where

<rA> Specifies the first source general-purpose register.
<rB> Specifies the second source general-purpose register.

Operation

```
CEH = 0 + GPR<sub>rA</sub>[31:16] * GPR<sub>rB</sub>[31:16] (GPR_{rA}, GPR_{rB} \text{ are treated as signed})
```

Usage

mazh r2, r3

Description

The multiplicand is the high order 16-bit signed value in general-purpose register rA. The multiplier is the high order 16-bit signed value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-add result is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code> or <code>mfceh1</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



mazh.f		
Function	Multiply-Add (Higher Part, Fractional)	
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 OP 0 0 0 0 0 0 rA	4 13 12 11 10 9 8 7 6 5 4 3 2 1 0 rB
	1 1 1 0 0 0 0 0 0	1 1 1 0 0 0 0 0 1 1

mazh.f rA, rB

where

<rA>
Specifies the first source general-purpose register.

<rB>< Specifies the second source general-purpose register.</p>

Operation

```
CEH = 0 + GPR<sub>rA</sub>[31:16] * GPR<sub>rB</sub>[31:16] 
(GPR<sub>rA</sub>, GPR<sub>rB</sub> are treated as signed-fractional)
```

Usage

mazh.f r2, r3

Description

The multiplicand is the high order 16-bit signed-fractional value in general-purpose register rA. The multiplier is the high order 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-add result is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code> or <code>mfceh1</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



madh					
Function	Multiply-Add (Higher Part)			
Form	29 28 27 26 29 OP	5 24 23 22 21 20 19 18 17 0 0 0 0 0 0 rA		9 8 7 6 5 HZFSU	4 3 2 1 0 func5
		10101010101 14	. 16	1 0 0 0 0 0	

madh rA, rB

where

<rA> Specifies the first source general-purpose register.
<rB> Specifies the second source general-purpose register.

Operation

```
CEH = CEH + GPR_{rA}[31:16] * GPR_{rB}[31:16]
(GPR_{rA}, GPR_{rB} are treated as signed)
```

Usage

madl r2, r3

Description

The *madh* instruction adds custom engine register CEH to the multiplication of general-purpose register rA and rB. The multiplicand is the high 16-bit signed value in general-purpose register rA. The multiplier is the high 16-bit signed value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-add result is placed in custom engine register CEH.

The custom engine instructions such as mfceh or mfcehl can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



madh.fs		
Function	Multiply-Add (Higher part, Fractional, Saturation)	
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 OP OP O O O O O O O O O O	9 8 7 6 5 4 3 2 1 0 H Z F S U func5
	1 1 1 0 0 0 0 0 0	1 0 1 1 0 0 0 0 1 1

```
madh.fs rA, rB
```

where

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

```
\begin{split} \text{CEH} &= \text{CEH} + \text{GPR}_{\text{rA}}[31\!:\!16] * \text{GPR}_{\text{rB}}[31\!:\!16] \;\;, \\ (\text{GPR}_{\text{rA}}, \; \text{GPR}_{\text{rB}} \; \text{are treated as signed-fractional}) \end{split}
```

Usage

```
madh.fs r2, r3
```

Description

The *madh.fs* instruction adds custom engine register CEH to the multiplication of general-purpose register rA and rB, and then clamps the result to boundary value when overflow occurs. The multiplicand is the high 16-bit signed-fractional value in general-purpose register rA. The multiplier is the high 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-add result is placed in custom engine register CEH. The custom engine instructions such as *mfceh* or *mfcehl* can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



mszh			
Function	Multiply-Sub ((Higher Part)	
Form	29 28 27 26 29 OP	25 24 23 22 21 20 19 18 0 0 0 0 0 0	9 8 7 6 5 4 3 2 1 0 H Z F S U func5
	1 1 1 0 0	0 0 0 0 0	1 1 0 0 0 0 0 1 0 1

mszh rA, rB

where

<rA> Specifies the first source general-purpose register.
<rB> Specifies the second source general-purpose register.

Operation

```
CEH = 0 - GPR<sub>rA</sub>[31:16] * GPR<sub>rB</sub>[31:16] (GPR_{rA}, GPR_{rB} are treated as signed)
```

Usage

mszh r2, r3

Description

The *mszh* instruction subtracts the multiplication of general-purpose register rA and rB from zero.

The multiplicand is the high 16-bit signed value in general-purpose register rA. The multiplier is the high 16-bit signed value in general-purpose register rB. Both operands are treated as 16-bit 2's -complement values. The multiply-sub result is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code> or <code>mfceh1</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



mszh.f	
Function	Multiply-Sub (Higher Part, Fractional)
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OP 0 0 0 0 rA rB H Z F S U func5
	1 1 1 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 1 0 1

mszh.f rA, rB

where

<rA>
Specifies the first source general-purpose register.

<rB>< Specifies the second source general-purpose register.</p>

Operation

```
\begin{split} \text{CEL} &= 0 - \text{GPR}_{\mathtt{rA}}[\,31\!:\!16\,] \  \  \, \star \  \, \text{GPR}_{\mathtt{rB}}[\,31\!:\!16\,] \  \  \, , \\ &(\text{GPR}_{\mathtt{rA}}, \  \, \text{GPR}_{\mathtt{rB}} \  \, \text{are treated as signed-fractional}) \end{split}
```

Usage

mszh.f r2, r3

Description

The *mszh.f* instruction subtracts the multiplication of general-purpose register rA and rB from zero.

The multiplicand is the high 16-bit signed-fractional value in general-purpose register rA. The multiplier is the high 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-sub result is placed in custom engine register CEL.

The custom engine instructions such as mfceh or mfcehl can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



msbh		
Function	Multiply-Sub (Higher Part)	
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 OP 0 0 0 0 0 rA rB HZFSU func5	D
		1

msbh rA, rB

where

<rA> Specifies the first source general-purpose register.
<rB> Specifies the second source general-purpose register.

Operation

```
CEH = CEH - GPR_{rA}[31:16] * GPR_{rB}[31:16]
(GPR_{rA}, GPR_{rB} are treated as signed)
```

Usage

msbh r2, r3

Description

The *msbh* instruction subtracts the multiplication of general-purpose register rA and rB from custom engine register CEH. The multiplicand is the high 16-bit signed value in general-purpose register rA. The multiplier is the high 16-bit signed value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-sub result is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code> or <code>mfceh1</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions

1 0 1 1 0 0 0 1 0 1



msbh.fs

Function Multiply-Sub (Higher Part, Fractional, Saturation)

Form

29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

OP

0 0 0 0 0 rA

rB

HZFSU

func5

1 1 1 0 0 0 0 0 0 0

Syntax

msbh.fs rA, rB

where

<rA> Specifies the first source general-purpose register.

<rB>< Specifies the second source general-purpose register.</p>

Operation

```
CEH = CEH - GPR_{rA}[31:16] * GPR_{rB}[31:16] , 
(GPR_{rA}, GPR_{rB} are treated as signed-fractional)
```

Usage

msbh.fs r2, r3

Description

The *msbh.fs* instruction subtracts the multiplication of general-purpose register rA and rB from custom engine register CEH, and then clamps the result to boundary value when overflow occurs. The multiplicand is the high 16-bit signed-fractional value in general-purpose register rA. The multiplier is the high 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-sub result is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh</code> or <code>mfceh1</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions

0 0 0 0 0 0 0 1 1 0



min	
Function	Minimum
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	OP

Syntax

```
min rD, rA, rB
```

1 1 1 0 0

where

<rD> Specifies the destination general-purpose register.
<rA> Specifies the first source general-purpose register.
<rB> Specifies the second source general-purpose register.

Operation

```
GPR<sub>rD</sub> = minimum(GPR<sub>rA</sub>, GPR<sub>rB</sub>);
If (rA <= rB)
    rD = rA;
Else
    rD = rB;</pre>
```

Usage

Description

The *min* instruction selects the minimum content of general-purpose register rA and rB, and stores the result to general-purpose register rD.

Exceptions



max							
Function	Maximum						
Form	29 28 27 26 25	5 24 23 22 21 20	19 18 17 16 15 °	14 13 12 11 10 9	8 7 6	5	4 3 2 1 0
	OP	rD	rA	rB 0	0 0 S	0	func5
	1 1 1 0 0			0	0 0 0	0	0 0 1 1 1

max rD, rA, rB

where

<rD>< Specifies the destination general-purpose register.</pre>
<rA>
Specifies the first source general-purpose register.
<rB>
Specifies the second source general-purpose register.

Operation

```
GPR<sub>rD</sub> = maximum(GPR<sub>rA</sub>, GPR<sub>rB</sub>);
If (rA >= rB)
    rD = rA;
Else
    rD = rB;
```

Usage

max r4, r3, r2

Description

The *max* instruction selects the maximum content of general-purpose register rA and rB, and stores the result to general-purpose register rD.

Exceptions



•	$\overline{}$	~	6
31	u		-

Function ADD with Saturation

29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 **Form** OP rD $\mathsf{r}\mathsf{A}$ rΒ 0 0 0 8 0 func5 0 0 0 1 0 0 1 0 0 0

1 1 1 0 0

Syntax

add.s rD, rA, rB

where

<rD> Specifies the destination general-purpose register.

Specifies the first source general-purpose register. <rA>

<rB> Specifies the second source general-purpose register.

Operation

 GPR_{rD} = saturation(GPR_{rA} + GPR_{rB});

Usage

add.s r4, r3, r2

Description

The add.s instruction adds the contents of general-purpose register rA and rB, and then clamps the result to boundary value when overflow occurs, and stores the result to general-purpose register rD.

Exceptions



-	П	75	
	U		

Function Subtract with Saturation

Syntax

sub.s rD, rA, rB

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

 GPR_{rD} = saturation(GPR_{rA} - GPR_{rB});

Usage

sub.s r4, r2, r3

Description

The *sub.s* instruction subtracts general-purpose register rB from rA, and then clamps the result to boundary value when overflow occurs, and stores the result to general-purpose register rD.

Exceptions



-	n	r

Function Absolute

1 1 1 0 0

0 0 0 0 0 0 0 0 0 0 0 1 0 1 0

Syntax

abs rD, rA

where

<rD> Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

Operation

```
GPR<sub>rD</sub> = absolute(GPR<sub>rA</sub>);
If (rA >= 0)
    rD = rA;
Else
    rD = 0 - rA;
```

Usage

abs r4, r3

Description

The abs instruction gets the absolute value of the content of general-purpose register rA, and stores the result to general-purpose register rD.

Exceptions

0 0 0 0 0 0 0 0 1 0 0 1 0 1 1



abs.s								
Function	n Absolute with Saturation							
	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	D						
Form	OP							

Syntax

```
abs.s rD, rA
```

1 1 1 0 0

where

<rD> Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

Operation

```
GPR<sub>rD</sub> = saturation (absolute(GPR<sub>rA</sub>) );
If (rA >= 0)
    rD = rA;
Else
    rD = saturation ( 0 - rA );
```

Usage

```
abs.s r4, r3
```

Description

The abs.s instruction gets the absolute value of the content of general-purpose register rA, and then clamps the result to boundary value when overflow occurs, and stores the result to general-purpose register rD.

Exceptions

0 0 0 0 0 0 1 1 0 0



bitrev		
Function	Bit Reverse with Shift Right Logical	
Form	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	

Syntax

```
bitrev rD, rA, rB
```

1 1 1 0 0

where

<rD>
Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<rB>
Specifies the second source general-purpose register (shift amount).

Operation

```
\begin{split} & \text{SA}[5:0] : & \text{Shift amount} \\ & \text{Rev}(\text{GPR}_{\text{rA}}) : & \text{bit-reverse content of general-purpose register rA} \\ & \text{If } (\text{GPR}_{\text{rB}} == \text{r0}) \\ & \text{SA} = 0; \\ & \text{Else} \\ & \text{SA} = \text{GPR}_{\text{rB}}[4:0]; \\ & \text{Rev}(\text{GPR}_{\text{rA}})[31:0] = \{\text{GPR}_{\text{rA}}[0:31]\}; \\ & \text{GPR}_{\text{rD}} = \{ \text{SA}\{0\}, \text{Rev}(\text{GPR}_{\text{rA}})[31:\text{SA}]\}; \end{split}
```

Usage

```
bitrev r4, r2, r3
```

Description

If the general-purpose register rB is general-purpose register r0, the shift amount is zero, else the shift amount is the lower 5-bit of register rB. The *bitrev* instruction right shifts the bit-reverse content of general-purpose register rA with zero insertion by the shift amount, and stores this result to general-purpose register rD.

Exceptions



clz

Function Count Leading Zero

Form 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Syntax

clz rD, rA

where

<rD> Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

Operation

 $GPR_{rD} = CLZ (GPR_{rA});$

Usage

clz r4, r2

Description

The *clz* instruction counts the leading zero bit of the content of general-purpose register rA, and stores this result to general-purpose register rD.

Exceptions



Function Shift Left Logical with Saturation

Syntax

sll.s rD, rA, rB

where

<rD> Specifies the destination general-purpose register.

<rA> Specifies the source general-purpose register.

<rB>
Specifies the second source general-purpose register (shift amount).

Operation

```
\label{eq:GPR_rD} \texttt{GPR}_{\texttt{rD}} \; = \; \texttt{saturation} \; \left( \; \left\{ \texttt{GPR}_{\texttt{rA}} \texttt{[(31 - GPR}_{\texttt{rB}}[4:0]):0], \; \texttt{GPR}_{\texttt{rB}}[4:0] \right\} \right);
```

Usage

sll.s r4, r2, r3

Description

The *sll.s* instruction left shifts the content of general-purpose register rA with zero insertion by the shift amount, the lower 5-bit of register rB, and then clamps the result to boundary value when overflow occurs, and stores this result to general-purpose register rD.

Exceptions



6.4.2 16-Bit Instruction

mtcel!

Function Move to Custom Engine Register CEL

Form

14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OP	•	S	sub	-fu	n		r.	Α			fur	ıc4	
0	0	1	0	0	0	0		r۸	l _{a0}		0	0	0	0

Syntax

mtcel! rA

where

<rA> Specifies the source general-purpose register.

Operation

CEL = GPR_{rA};

Usage

mtcel! r4

Description

The mtcel! instruction moves the content of general-purpose register to custom engine register
CEL.

Exceptions



mtceh!

Function Move to Custom Engine Register CEH

Syntax

mtceh! rA

where

<rA> Specifies the source general-purpose register.

Operation

CEH = GPR_{rA};

Usage

mtceh! r4

Description

The mtceh! instruction moves the content of general-purpose register to custom engine register CEH.

Exceptions



mfcel!

Function Move from Custom Engine Register CEL

Syntax

mfcel! rA

where

<rA>
Specifies the destination general-purpose register.

Operation

 $GPR_{rA} = CEL;$

Usage

mfcel! r2

Description

The *mfcel!* instruction moves the content of custom engine register CEL to general-purpose register.

Exceptions



mfceh!

Function Move from Custom Engine Register CEH

Form

 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

 OP
 sub-fun
 rA
 func4

 0 0 1 0 0 0 1
 rA_{g0}
 0 0 0 1

Syntax

mfceh! rA

where

<rA> Specifies the destination general-purpose register.

Operation

 $GPR_{rA} = CEH;$

Usage

mfceh! r2

Description

The mfceh! instruction moves the content of custom engine register CEH to general-purpose register.

Exceptions



mul.f!

Function Multiply (Signed, Fractional)

Syntax

mul.f! rA, rB

where

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

 $\label{eq:ceh} \begin{tabular}{ll} \{\tt CEH,CEL\} &= \tt GPR_{rA} * \tt GPR_{rB} \\ \\ (\tt GPR_{rA}, \tt GPR_{rB} \tt \ are \ treated \ as \ signed-fractional) \end{tabular}$

Usage

mul.f! r2, r3

Description

The *mull.f!* instruction performs a multiplication of general-purpose register rA and rB. The multiplicand is the signed-fractional value in general-purpose register rA. The multiplier is the signed-fractional value in general-purpose register rB. Both operands are treated as 32-bit 2's-complement values. The low word of the multiply result is placed in custom engine register CEL, and the high order word of the multiply result is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh!</code> or <code>mfcel!</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



mulu!

Function Multiply (Unsigned)

Form

14 13 12	11 10 9	8	7	6	5	4	3	2	1	0
OP	rD	rD		rA			func4			
0 0 1	rD_{g0}			rΑ	\g0		0	0	1	1

Syntax

mulu! rA, rB

where

<ra><ra> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

$$\left\{ \text{CEH,CEL} \right\} = \text{GPR}_{\text{rA}} * \text{GPR}_{\text{rB}}$$

$$\left(\text{GPR}_{\text{rA}}, \text{GPRrB} \text{ are treated as unsigned} \right)$$

Usage

mulu! r2, r3

Description

The mulu! instruction performs a multiplication of general-purpose register rA and rB. The multiplicand is the unsigned value in general-purpose register rA. The multiplier is the unsigned value in general-purpose register rB. The low word of the multiply result is placed in custom engine register CEL, and the high order word of the multiply result is placed in custom engine register CEH. The custom engine instructions such as mfceh! or mfcel! can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



mad.f!

Function Multiply-Add (Signed, Fractional)

Form 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

 OP
 rD
 rA
 func4

 0 0 1
 rD_{g0}
 rA_{g0}
 0 1 0 0

Syntax

mad.f! rA, rB

where

<rA>
Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

Usage

mad.f! r2, r3

Description

The *mad.f!* instruction adds custom engine registers {CEH, CEL} to the multiplication of general-purpose register rA and rB. The multiplicand is the signed-fractional value in general-purpose register rA. The multiplier is the signed-fractional value in general-purpose register rB. Both operands are treated as 32-bit 2's-complement values. The low word of the multiply-add result is placed in custom engine register CEL, and the high word of the multiply-add result is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh!</code> or <code>mfcel!</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



madu!

Function Multiply-Add (Unsigned)

Form

14 13 12	11 10 9 8	7	6 5	5 4	3	2	1	0
OP	rD		rA			fur	ıc4	
0 0 1	rD _{g0}		rAg	0	0	1	0	1

Syntax

madu! rA, rB

where

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

Usage

madu! r2, r3

Description

The *madu!* instruction adds custom engine registers {CEH, CEL} to the multiplication of general-purpose register rA and rB. The multiplicand is the unsigned value in general-purpose register rA. The multiplier is the unsigned value in general-purpose register rB. The low word of the multiply-add result is placed in custom engine register CEL, and the high word of the multiply-add result is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh!</code> or <code>mfcel!</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



msb.f!

Function Multiply-Sub (Signed, Fractional)

Form

14 13 12	11 10 9 8	7 6 5 4	3 2 1 0
OP	rD	rA	func4
0 0 1	rD_{g0}	rA _{g0}	0 1 1 0

Syntax

msb.f! rA, rB

where

<rA> Specifies the first source general-purpose register.

<rB>< Specifies the second source general-purpose register.</p>

Operation

Usage

msb.f! r2, r3

Description

The *msb.f!* instruction subtracts the multiplication of general-purpose register rA and rB from custom engine registers {CEH, CEL}. The multiplicand is the signed-fractional value in general-purpose register rA. The multiplier is the signed-fractional value in general-purpose register rB. Both operands are treated as 32-bit 2's-complement values. The low word of the multiply-sub result is placed in custom engine register CEL, and the high word of the multiply-sub result is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh!</code> or <code>mfcel!</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



msbu!

Function Multiply-Sub (Unsigned)

Form OP rD rA func4 0 0 1 rD_{g0} rA_{g0} 0 1 1 1

Syntax

msbu! rA, rB

where

<rA> Specifies the first source general-purpose register.

<rB>< Specifies the second source general-purpose register.</p>

Operation

Usage

msbu! r2, r3

Description

The *msbu!* instruction subtracts the multiplication of general-purpose register rA and rB from custom engine registers {CEH, CEL}. The multiplicand is the unsigned value in general-purpose register rA. The multiplier is the unsigned value in general-purpose register rB. The low word of the multiply-sub result is placed in custom engine register CEL, and the high order word of the multiply-sub result is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh!</code> or <code>mfcel!</code> can move the result from custom engine register CEH or CEL into general-purpose registers.

Exceptions



mazl.f!

Function Multiply-Add (Lower Part, Fractional)

Syntax

mazl.f! rA, rB

where

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

CEL = 0 + $GPR_{rA}[15:0] * GPR_{rB}[15:0]$ (GPR_{rA} , GPR_{rB} are treated as signed-fractional)

Usage

mazl.f! r2, r3

Description

The multiplicand is the low 16-bit signed-fractional value in general-purpose register rA. The multiplier is the low 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-add result is placed in custom engine register CEL.

The custom engine instructions such as <code>mfcel!</code> can move the result from custom engine register CEL into general-purpose registers.

Exceptions



mazh.f!

Function Multiply-Add (Higher part, Fractional)

Form

14 13 12	11 10 9 8	 6 5	4	3	2	1	U
OP	rD	rA			fur	nc4	
0 0 1	rD_{g0}	rA _{g0}		1	0	0	1

Syntax

where

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

CEH = 0 +
$$GPR_{rA}[31:16] * GPR_{rB}[31:16]$$

(GPR_{rA} , GPR_{rB} are treated as signed-fractional)

Usage

Description

The multiplicand is the high order 16-bit signed-fractional value in general-purpose register rA. The multiplier is the high order 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-add result is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh!</code> can move the result from custom engine register CEH into general-purpose registers.

Exceptions



madl.fs!

Function Multiply-Add (Lower part, Fractional, Saturation)

Syntax

madl.fs! rA, rB

where

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

CEL = CEL + $GPR_{rA}[15:0] * GPR_{rB}[15:0]$ (GPR_{rA} , GPR_{rB} are treated as signed-fractional)

Usage

madl.fs! r2, r3

Description

The *madl.fs!* instruction adds custom engine register CEL to the multiplication of general-purpose register rA and rB, and then clamps the result to boundary value when overflow occurs. The multiplicand is the low 16-bit signed-fractional value in general-purpose register rA. The multiplier is the low 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-add result is placed in custom engine register CEL.

The custom engine instructions such as *mfcel!* can move the result from custom engine register CEL into general-purpose registers.

Exceptions

sNone



madh.fs!

Function Multiply-Add (Higher Part, Fractional, Saturation)

Syntax

madh.fs! rA, rB

where

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

CEH = CEH + $GPR_{rA}[31:16] * GPR_{rB}[31:16]$ (GPR_{rA} , GPR_{rB} are treated as signed-fractional)

Usage

madh.fs! r2, r3

Description

The *madh.fs!* instruction adds custom engine register CEH to the multiplication of general-purpose register rA and rB, and then clamps the result to boundary value when overflow occurs. The multiplicand is the high order 16-bit signed-fractional value in general-purpose register rA. The multiplier is the high order 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-add result is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh!</code> can move the result from custom engine register CEH into general-purpose registers.

Exceptions



mszl.f!

Function Multiply-Sub (Lower Part, Fractional)

Syntax

mszl.f! rA, rB

where

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

CEL = 0 - $GPR_{rA}[15:0] * GPR_{rB}[15:0]$ (GPR_{rA} , GPR_{rB} are treated as signed-fractional)

Usage

mszl.f! r2, r3

Description

The msz1.f! instruction subtracts the multiplication of general-purpose register rA and rB from zero.

The multiplicand is the low 16-bit signed-fractional value in general-purpose register rA. The multiplier is the low 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-sub result is placed in custom engine register CEL.

The custom engine instructions such as *mfcel!* can move the result from custom engine register CEL into general-purpose registers.

Exceptions



mszh.f!

Function Multiply-Sub (Higher Part, Fractional)

Form

14 13 12	11 10 9 8	7 6	5 4	_3	2	<u>1</u>	0
OP	rD	r/	4		fur	ıc4	
0 0 1	rD _{g0}	rA	g0	1	1	0	1

Syntax

where

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

CEL = 0 -
$$GPR_{rA}[31:16] * GPR_{rB}[31:16]$$

(GPR_{rA} , GPR_{rB} are treated as signed-fractional)

Usage

Description

The ${\it mszh.f!}$ instruction subtracts the multiplication of general-purpose register rA and rB from zero.

The multiplicand is the high order 16-bit signed-fractional value in general-purpose register rA. The multiplier is the high order 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-sub result is placed in custom engine register CEL.

The custom engine instructions such as <code>mfceh!</code> can move the result from custom engine register CEH into general-purpose registers.

Exceptions

None



msbl.fs!

Function Multiply-Sub (Lower Part, Fractional, Saturation)

Form

14 13 12	11 10 9 8	7	6	5	4	3	2	1	_0_
OP	rD		r/	4			fur	ıc4	
0 0 1	rD_{g0}		rΑ	g0		1	1	1	0

Syntax

where

<rA> Specifies the first source general-purpose register.

<rB>
Specifies the second source general-purpose register.

Operation

```
CEL = CEL - GPR_{rA}[15:0] * GPR_{rB}[15:0]
(GPR_{rA}, GPR_{rB} are treated as signed-fractional)
```

Usage

Description

The *msb1.fs!* instruction subtracts the multiplication of general-purpose register rA and rB from custom engine register CEL, and then clamps the result to boundary value when overflow occurs. The multiplicand is the low 16-bit signed-fractional value in general-purpose register rA. The multiplier is the low 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-sub result is placed in custom engine register CEL.

The custom engine instructions such as *mfcel!* can move the result from custom engine register CEL into general-purpose registers.

Exceptions

None



msbh.fs!

Function Multiply-Sub (Higher Part, Fractional, Saturation)

Syntax

msbh.fs! rA, rB

where

<ra><ra> Specifies the first source general-purpose register.</ra>

<rB>
Specifies the second source general-purpose register.

Operation

CEH = CEH - $GPR_{rA}[31:16] * GPR_{rB}[31:16]$ (GPR_{rA} , GPR_{rB} are treated as signed-fractional)

Usage

msbh.fs! r2, r3

Description

The *msbh.fs!* instruction subtracts the multiplication of general-purpose register rA and rB from custom engine register CEH, and then clamps the result to boundary value when overflow occurs. The multiplicand is the high order 16-bit signed-fractional value in general-purpose register rA. The multiplier is the high order 16-bit signed-fractional value in general-purpose register rB. Both operands are treated as 16-bit 2's-complement values. The multiply-sub result is placed in custom engine register CEH.

The custom engine instructions such as <code>mfceh!</code> can move the result from custom engine register CEH into general-purpose registers.

Exceptions

None



6.5 Data Dependency Rules

Required software bubble means the case that users must insert sufficient bubbles (nop) for preventing from unexpected program error. In the following required software bubble table, the numbers of green grids represent the required software bubbles.

[Memo]: Currently S⁺core tool will generate the following warning messages for almost all required software bubbles rule except tlb/ cache data dependency, which tool can't foresee if the program will fetch new page when it is dynamically run.

Warning: data dependency warning: mtcr cr0 -- li (5 bubble)

Warning: data dependency warning: mtcr cr0 -- mtcr cr3 (4 bubble)

Warning: data dependency warning: mtcr cr0 -- li (3 bubble)


Warning: data dependency warning: mtcr cr0 -- cache (2 bubble)

Warning: data dependency warning: mtcr cr0 -- mfcr cr4 (1 bubble)

Recommend software bubble means the case that cpu will automatically judge and processing stall. If user's coding meets the recommend software bubble rule, the program will not go wrong. But if user can take care and prevent from resulting recommend software bubbles, the program's performance and efficiency can be improved. In the following recommend software bubble table, the numbers of green grids represent the stall cycles that hardware process.

6.5.1 Required Software Bubbles

In the following, we will introduce all the required software bubbles cases, and use some simple examples to show in which cases tool will generate what kind of warning messages.



Example:



mtcr r14, cr1
bcc label
Tool will generate warning message
Warning: data dependency warning : mtcr cr1 -- bcc (1 bubble)
[Memo] Conditional Branch instructions :

 $b\{cond\} \ / \ b\{cond\} \ / \ b\{cond\} \ / \ b\{cond\} \ / \ b\{cond\} \}$ $mv\{cond\}$

PSR register												
mtcr(PSR[CU])	L	D	S	E	Α	M	W					status reg (CU)
bubble		1	D	S	Е	Α	M	W				
bubble			1	D	S	E	Α	M	W			
bubble				I	D	S	E	Α	M	W		
copz inst					Ι	D	S	E	Α	M	W	CU
mtcr(PSR[UMc, IEc])	I	D	S	Е	Α	M	W					status reg (UMc, IEc)
bubble		I	D	S	Е	Α	M	W				
bubble			I	D	S	E	Α	M	W			
bubble				I	D	S	Е	Α	M	W		
bubble					I	D	S	E	Α	M	W	
bubble						I	D	S	E	Α	М	
foo							L	D	S	Е	Α	

Example:

mtcr r4, cr0 mv r1,r4

Tool will generate warning message

Warning: data dependency warning: mtcr cr0 -- mv (5 bubble)
[Memo] foo means all instructions



Example:

mtcr r8, cr4
mv r1,r4

Tool will generate warning message



data dependency warning : mtcr cr4 -- mv (6 bubble)

[Memo] foo means all instructions

PEVN/PECTX register												
mtcr(PEVN[ASID])	Τ	D	s	E	Α	М	W					PEVN reg (ASID)
bubble		ı	D	s	Е	Α	М	W				
load/store			ı	D	S	Е	Α	M	W			
mtcr(PEVN[ASID])	Ι	D	S	E	Α	М	W					PEVN reg (ASID)
bubble		1	D	S	Е	Α	M	W				
bubble			1	D	S	Е	Α	M	W			
bubble				I	D	S	Е	Α	М	W		
bubble					1	D	S	E	Α	M	W	
bubble						1	D	S	E	Α	M	
new fetched page							1	D	S	Е	Α	
mftlb(PEVN[ASID])	L	D	S	Е	Α	M	W	W1				PEVN reg (ASID)
bubble		1	D	S	Е	Α	M	W				
bubble			1	D	S	Е	Α	M	W			
load/store				1	D	S	E	A	М	W		
mftlb(PEVN[ASID])	L	D	S	E	Α	M	W	W1				PEVN reg (ASID)
bubble		1	D	S	Е	Α	M	W				
bubble			1	D	S	Е	Α	M	W			
bubble				1	D	S	E	Α	M	W		
bubble					1	D	S	E	Α	M	W	
bubble						I	D	S	E	Α	M	
bubble							1	D	S	Е	Α	
new fetched page								1	D	S	E	
mftlb(PEVN, PECTX)	I	D	S	Е	Α	M	W	10/1				PEVN, PECTX
bubble		1	D	S	Е	Α	М	W				
mtptlb/mtrtlb/stlb/mfcr			1	D	S	Е	Α	M	W			

Example:

mftlb

mfcr r15,cr11

Tool will generate warning message

Warning: data dependency warning : mftlb -- mfcr cr11 (1 bubble)

Example:

stlb

mfcr r5,cr8

Tool will generate warning message

Warning: data dependency warning: stlb -- mfcr cr8 (2 bubble)



tlb entry												
mtptlb/mtrtlb(tlb entry)	ı	D	s	Е	Α	М	W	W1				tlb entry
bubble		1	D	S	E	Α	M	W				
bubble			1	D	S	E	Α	M	W			
load/store				ı	D	S	Е	A	M	W		
mtptlb/mtrtlb(tlb entry)	I	D	S	Е	Α	M	W	W1				tlb entry
bubble		1	D	S	E	Α	M	W				
bubble			1	D	S	E	Α	M	W			
bubble				1	D	S	Е	Α	M	W		
bubble					1	D	S	E	Α	M	W	
bubble						1	D	S	E	Α	M	
bubble							1	D	S	E	Α	
new fetched page								1	D	S	E	

[Memo] For now on , S⁺coreTool will not generate warning message for this case.



Example:

/*d cache instruction*/

cache 8,[r4]
lw r9,[r3]

Tool will generate warning message

Warning: data dependency warning: cache 8 -- lw (1 bubble)

/*i cache instruction*/

cache 0,[r4]
mv r1,r5

Tool will generate warning message

Warning: data dependency warning: cache 0 -- mv (5 bubble)




Example:



lcb [r3]+
mfsr r7,sr1
Tool will generate warning message
Warning: data dependency warning : lcb -- mfsr sr1 (3 bubble)

6.5.2 Recommended Bubbles





Enhanced-MAC													
	32_MAC/32_MUL	Ι	D	s	Е	Α	М	M1	M2	W			ce register
	bubble		1	D			Α	М	w				
	32_MAC	Г		T	D	s	Е	Α	M	M1	M2	W	ce register
	_												
	32_MAC/32_MUL	Ι	D	s	Е	Α	М	M1	M2	W			ce register
	bubble		1	D	S	Е	Α	М	W				
	16_MACL/16_MUL/			T	D	S	Е	Α	М	M1	W		ce register
	32_MAC/32_MUL	L	D	S	E	Α	M	M1	M2	W			ce register
	bubble		1	D	S	Е	Α	M	W				
	bubble			1	D	S	Е	Α	M	W			
	16_MACH				ı	D	S	E	Α	M	M1	W	ce register
	_												
	32_MAC/32_MUL	L	D	S	Е	Α	M	M1	M2	W			ce register
	bubble		1	D	S	Е	Α	M	W				
	bubble			1	D	S	Е	Α	M	W			
	mtce				ı	D	S	Е	Α	M	W		ce register
	32_MAC/32_MUL	L	D	S	Е	Α	М	M1	M2	W			ce register
	bubble		1	D	S	Е	Α	М	W				
	bubble			1	D	S	Е	Α	M	W			
	bubble				1	D	S	E	Α	M	W		
	bubble					1	D	S	E	Α	M	W	
	mfceh/mfcel						1	D	S	Е	Α	M	ce register
	32_MAC/32_MUL	1	D	S	E	Α	M	M1	M2	W			ce register
	bubble		1	D	S	Е	Α	M	W				
	mfcehl			ı	D	S	Е	Α	M	w			ce register
1	6_MACL/ 16_MULL	L	D	S	Е	Α	M	M1	W				ce register
	bubble		1	D	S	Е	Α	M	W				
	32_MAC			ı	D	S	Е	A	M	M1	M2	W	ce register
1	6_MACL/ 16_MULL	1	D	S	Е	Α	М	M1	W				ce register
	bubble		1	D	S	Е	Α	M	W				
	16_MACL			l.	D	S	Е	A	М	M1	W		ce register
1	6_MACL/ 16_MULL	1	D	S	Е	Α	М	M1	W				ce register
	bubble		1	D	S	Е	Α	М	W				
	mtce			1	D	S	Е	Α	M	W			ce register



	_											
16_MACL/ 16_MULL	1	D	S	E	Α	M	M1	W				ce register
bubble		1	D	S	Е	Α	M	W				
bubble			ı	D	S	E	Α	М	W			
bubble				ı	D	S	E	Α	М	W		
mfceh/mfcel					ī	D	S	Е	Α	М	W	ce register
						_	_	_				
16_MACH/ 16_MULH	ī	D	s	Е	Α	М	M1	W				ce register
bubble	Ė	ī	D	s	E	Α	М	W				
32 MAC	\vdash		ī	D	s	E	A	M	M1	M2	107	ce register
02_101/40			-			_	^	101	101 1	1012	00	oe register
16 MACH/16 MULH	ī	D	S	Е	Α	М	M1	W				ce register
	Ľ		_			_		_				ce register
bubble	L	_	D	S	E	Α	M	W				
16_MACH	L			D	S	E	A	М	M1	W		ce register
16_MACH/ 16_MULH	1	D	S	E	Α	M	M1	W				ce register
bubble		1	D	S	Е	Α	M	W				
mtce			T	D	S	Е	Α	М	W			ce register
16_MACH/ 16_MULH	Τ	D	s	Е	Α	М	M1	W				ce register
bubble		ı	D	S	Е	Α	М	W				
bubble			ī	D	s	Е	Α	М	W			
bubble			Ė	Ī	D	s	E	A	M	W		1
mfceh/mfcel					ī	D	s	E	Α	M	W	ce register
	_				_		_			101	**	an indiate.
div (cycle time + 35)	ī	D	s	Е	Α	М	W	W/1				ce register
and (oyone time + 50)	_	U	0	_	~	101	00	00 1				or register

genreal purpose register												
mfer	ı	D	S	E	Α	M	W					gpr
bubble		I	D	S	Е	Α	М	W				
bubble			1	D	S	Е	Α	M	W			
gpr users				ı	D	S	Е	Α	M	W		gpr
load / ALW / Icmb	I	D	S	Е	Α	M	W					gpr
bubble		1	D	S	Е	Α	M	W				
bubble			1	D	S	Е	Α	M	W			
gpr users				ı	D	S	Е	Α	M	W		gpr
mfcz	T	D	S	Е	Α	М	W					gpr
bubble		1	D	S	Е	Α	M	W				
gpr users			ı	D	S	Е	Α	M	W			gpr
CE result from W-stage / mfcehl	T	D	S	Е	Α	М	W					gpr
bubble		I	D	S	Е	Α	М	W				
bubble			1	D	S	Е	Α	M	W			
bubble				1	D	S	Е	Α	M	W		
gpr uers					ı	D	S	E	Α	M	W	gpr



6.6 The S⁺core Processor and System V ABI

The System V Application Binary Interface (ABI) defines a standard binary system interface for compiled application programs on systems that implement the interfaces defined in the System V Interface Definition, Third Edition.

This document supplements the generic System V ABI and information specific to system V implementation built on the S⁺core processor.

6.6.1 Machine Interface

6.6.1.1 Data Representation

Within this specification, the term *byte* refers to an 8-bit object; *twobyte*, a 16-bit object; *fourbyte*, a 32-bit object; *eightbyte*, a 64-bit object.

Byte Ordering

The architecture defines data types of 8-bit byte, 16-bit half-word,32-bit word, and 64-bit double-word. Byte ordering defines how the bytes that make up half words, words, double words, and quad words are ordered in memory.

The S⁺core processor supports either big endian or little endian byte ordering. Big endian, one of the byte ordering way, means that the most significant byte is located in the lowest addressed byte. The little endian is as the opposite of the big endian. The tables below are to illustrate the conventions for byte ordering.

Fundamental Types

The following figure is to display the correspondence between scalar types of ISO C and this processor. A null pointer (for all types) has the value zero.

Table 6-1 Byte Ordering in Half-word

Big	Endian	Little	Endian
hword[15:8]	hword[7:0]	hword[15:8]	hword[7:0]
byte 0	byte 1	byte 1	byte 0

Table 6-2 Byte Ordering in Word

	Big	g Endian	
hword[31:24]	hword[23:16]	hword[15:8]	hword[7:0]
byte 0	byte 1	byte 2	byte 3

Little Endian	



hword[31:24]	hword[23:16]	hword[15:8]	hword[7:0]
byte 3	byte 2	byte 1	byte 0

Table 6-3 Byte Ordering in Double Word

Big Endian					
hword[63:56] hword[55:48] hword[47:40] hword[39:32]					
byte 0	byte 1	byte 2	byte 3		
hword[31:24]	hword[23:16]	hword[15:8]	hword[7:0]		
byte 4	byte 5	byte 6	byte 7		

Little Endian				
hword[63:56]	hword[55:48]	hword[47:40]	hword[39:32]	
byte 7	byte 6	byte 5	byte 4	
hword[31:24]	hword[23:16]	hword[15:8]	hword[7:0]	
byte 3	byte 2	byte 1	byte 0	

Table 6-4 Scalar Types

Туре	С	Size	Alignment (bytes)	S⁺core Architecture
Integral	_Bool	1	1	Boolean
	char signed char	1	1	Signed byte
	unsigned char	1	1	Unsigned byte
	short signed short	2	2	Signed twobyte
	unsigned short	2	2	Unsigned twobyte
	int signed int enum†††	4	4	Signed fourbyte Integral
	unsigned int	4	4	Unsigned fourbyte
	long signed long	4	4	Signed fourbyte
	long long signed long long	8	8	Signed eightbyte



	unsigned long unsigned long long	4 8	4 8	Unsigned fourbyte Unsigned eightbyte
Pointer	any-type * any-type (*)()	4	4	Unsigned fourbyte
	Float	4	4	Single-precision
Floating- point	double	8	8	Double-precision
	long double	8	8	Double-precision

Fig 6-1 Structure Smaller than a Word

Fig 6-2 No Padding

```
struct S{
char c1;
char c2;
short s;
int i;
};

Word aligned, sizeof(S) is 8

c1 c2 s
i
```

Aggregates and Unions

Aggregates, union aggregates (structures and arrays) and unions assume the alignment of their most strictly aligned components. The size of any object, including aggregates and unions, is always a multiple of the alignment of the object. An array uses the same alignment as its elements. Structure and union objects requires padding, content in it is undefined, to meet the size and alignment constraints.

- An entire structure or union object is aligned on the same boundary as its most strictly aligned member.
- Each of members is assigned to the lowest available offset with the appropriate alignment. This may



require the internal padding, depending on the previous member.

• If necessary, a structure size is increased to make it a multiple of the alignment.

This may require the tail padding, depending on the last member.

```
Fig 6-3 Internal Padding

struct S{

char c;

short s;

}; Halfword aligned, sizeof(S) is 4

c undef s
```

Fig 6-4 Internal and Tail Padding

■ Bit Fields

C struct and union definitions may include bit fields that define integral values of specified sizes.

Table 6-5 Bit-Field Ranges

Bit-field Type	Width w	Range
signed char		-2 ⁷ ~ +2 ⁷⁻ 1
char	1 to 8	0 ~ +2 ⁸ -1
unsigned char		0 ~ +2 ⁸ -1
signed short		-2 ¹⁵ ~ +2 ¹⁵⁻ 1
short	1 to 16	0 ~ +2 ¹⁶ -1
unsigned short		0 ~ +2 ¹⁶ -1
signed int		-2 ³¹ ~ +2 ³¹ -1
int	1 to 32	-2 ~ +2 -1 0 ~ +2 ³² -1
unsigned int		U ~ +2 -1
signed long	1 to 32	-2 ³¹ ~ +2 ³¹ -1



long $0 \sim +2^{32}-1$ unsigned long

Bit-fields that are neither signed nor unsigned always have non-negative values. Although featuring different types, char, short, int, or long (which can have negative values), these bit-fields have the same range as a bit-field of the same size with the corresponding unsigned type. Bit-fields obey the same size and alignment rules as other structure and union members.

Also:

- Bit fields are allocated from right to left
- Bit fields must be contained in a storage unit appropriate for its declared type
- Bit fields may share a storage unit with other struct / union members

The types of unnamed bit fields do not affect the alignment of a structure or union.

6.6.2 Function Calling Sequence

This section describes the standard function calling sequence, including stack frame layout, register usage, parameter passing and so on. The standard calling sequence applies only to global functions. Local functions, not reachable from other compilation units, may use other conventions. Nevertheless, it is recommended that all functions use the standard calling sequence if possible.

6.6.2.1 Registers

The S⁺core architecture provides 32 general-purpose 32-bit registers. All these registers are global to all procedures active for a given thread.

This subsection discusses the usage of each register. Registers r0(stack pointer), r2(frame pointer), r3(link register) and r12 through r15 "belong" to a calling function; and a called function is required to preserve their values for its caller. Remaining registers "belong" to the called function. If a calling function wants to preserve such a register value through a function call, it must save the value in its stack frame.

6.6.2.2 Stack Frame

Similar to registers, each function has a frame on the run-time stack. This stack grows downwards from high addresses. Table 6-7 shows the stack organization.

Each called function in a program allocates its own stack frame on the run-time stack, if necessary. A frame is allocated for each non-leaf function and for each function that requires stack storage.

A stack frame is composed of:

- local variables
- saved general registers. Space is allocated the registers need to be saved.

For non-leaf function, r3 (link register) must be saved. If any of r2, r29, r30, or r12 r19 is changed within the called function, it must be saved in the stack frame before being used and restored before returning from the function. Registers are saved in numerical order, with higher numbered registers saved in



higher memory addresses.

Table 6-6 Register Usage

		Preserved across
Register	Usage	Register Usage function calls
r0	Stack pointer	Yes
r1	Temporary generally used by assembler.	No
r2	Frame pointer	Yes
r3	Link register	Yes
r4 - r7	Used to pass arguments and return value.	No
r8 - r11	Calling-saved register	No
r12 - r21	Callee-saved register; optionally used as frame pointer	Yes
r22 - r27	Calling-saved register	No
r28	Global pointer	Yes
r29	Compiler reserved	Yes
r30 - r31	Used by the OS only. Compiler must not use them.	Yes
НІ	Multiply/divide special register. Holds the most significant 32 bits of multiply or the remainder of a divide	No
LO	Multiply/divide special register. Holds the least significant 32 bits of multiply or the quotient of a divide	No
sr0	Special register for countering	No
sr1	Special register for loading combine instructions	No
sr2	Special register for storing combine instructions	No

Table 6-7 Stack Frame

Position	Contents	Frame
old r0 + 4 * n	Argument spill area arg[n]	
		Previous
old r0 + 0	Argument spill area arg[0]	
	General registers save area Local variables	
new r0 + 0	Allocations	Current
	Outgoing arguments save area	

■ function call argument area

In a non-leaf function, the maximum number of bytes of arguments used to call other functions from the non-leaf function must be allocated. However, at least one word must always be reserved.

A function allocates a stack frame by subtracting the frame size from the stack pointer on entry to the



function. The pointer adjustment occurs before the pointer is used within a function.

Corresponding restoration of stack pointer at the end of a function must occur after any jump or branch instructions except that prior to the jump instruction that returns from the function.

6.6.2.3 Parameter Passing

Arguments are passed to a function in a combination of integer general registers and the stack. The number of arguments, their types, and their relative positions in the argument list of the calling function determines the mix of registers and memory used to pass arguments. General registers 4..7 pass the first few arguments in registers. Double-word arguments require r4 + r5 or r6 + r7, but not r5 + r6. Thus if a function has a int as its first argument, and a double as its second, the first argument is passed in r4, and second in r6 + r7, leaving a hole in the r5 register. Unnamed arguments are passed on the stack. In determining into which registers, if any, arguments go, take the following considerations into account:

- All integer-valued arguments are passed as 32-bit words, with signed or unsigned bytes and halfwords expanded (promoted) as necessary.
- If the called function returns a structure or union, the caller passes the address of an area that is large enough to hold the structure to the function in r4. The called function copies the returned structure into this area before it returns. This address becomes the first argument to the function for the purposes of argument register allocation and all user arguments are shifted down by one.
- Despite the fact that some or all of the arguments to a function are passed in registers, always
 allocate space on the stack for all arguments. This stack space should be a structure large enough
 to contain all the arguments, aligned according to normal structure rules (after promotion and
 structure return pointer insertion). The locations within the stack frame used for arguments are
 called the home locations.
- Structures are passed as if they were very wide integers with their size rounded up to an integral number of words. The fill bits necessary for rounding up are undefined.
- A structure can be split so a portion is passed in registers and the remainder passed on the stack.
 In this case, the first words are passed in r4 r7 as needed, with additional words passed on the stack.
- Unions are considered structures.
- Unnamed arguments corresponding to the variable argument declaration in the function prototyping are all passed on stack.

Example:

int f(int i, ...)

6.6.2.4 Function Return Values

The returning of values is done according to the following algorithm:

A function can return no value, an integral or pointer value, a double word value (long long or double),



or a structure; unions are treated as structures.

- A function that returns no value puts no particular value in any register.
- A function that returns an integral or pointer value places its result in register r4.
- A function that returns a double word value places its result in r4 + r5.

The caller to a function that returns a structure or a union passes the address of an area large enough to hold the structure in register r4. Before returning to its caller, a function will copy the return structure to the area in memory pointed to by r4; the function also returns a pointer to the returned structure in register r4. Having caller supply the return object's space allows re-entrance.

6.7 Relocation

6.7.1 Relocation Fields

Relocation entries describe how to alter the following instructions and data fields shown in Table 6-8; the bit numbers appear in the lower box corners.




Table 6-8 Relocatable Fields

Calculations below assume that a relocatable file is transforming to either an executable or a shared object file. Conceptually, linker merges one or more relocatable files to form the output. It first determines how to combine and locate the input files; then it updates the symbol values and performs the relocation.

Relocations applied to the executable or shared object files are similar and accomplish the same result. Descriptions below use the following notation.



EA	Represents the effective addend used to compute the value of the relocatable field.
AHL	Identifies another type of addend used to compute the value of the relocatable field.
	AHL = ((R_SCORE_HI16)'s EA <<16) (R_SCORE_LO16)'s EA)
P	Represents the place (the section offset or address) of the storage unit being
	relocated (computed using r_offset).
S	Represents the value of the symbol whose index resides in the relocation entry,
	unless the symbol is STB_LOCAL and is of type STT_SECTION in which case S
	represents the original sh_addr minus the final sh_addr.
G	Represents the offset into the global offset table where the address of the relocation entry

The value of r_offset, a relocation entry, designates the offset or virtual address of the first byte of the affected storage unit. The relocation type specifies which bits to be changed and how to calculate their values. The relocated field holds the addend.

symbol resides during execution.

The AHL addend is a composite computed from the addends of two consecutive relocation entries. An associated R_SCORE_LO16 entry is required to immediately follow each relocation type of R_SCORE_HI16 in the list of relocations.

These relocation entries are always processed as a pair and both addend fields contribute to the AHL addend. If AHI and ALO are the addends from the paired R_SCORE_HI16 and R_SCORE_LO16 entries, then AHL should be computed as (AHI << 16) + (short)ALO. R_SCORE_LO16 entries without an R_SCORE_HI16 entry immediately preceding are orphaned and the previously defined R_SCORE_HI16 is used to comput the addend.

If an R_SCORE_GOT15 refers to a locally defined symbol, it must be followed immediately by an R_SCORE_GOT_LO16 relocation. The AHL addend is extracted and the section in which the referenced data item resides is determined. From this address, the final address of the data item is calculated. R_SCORE_CALL15 only can use r29 register, this will be processed as calling function. The relocation will be treated as valid.

6.7.2 Relocation Types

Name	Value	Usage	Calculation
R_SCORE_HI16	1	ldis rd, HI(symbol)	(AHL+S)>>16
R_SCORE_LO16	2	ori rd,LO(symbol)	(AHL+S)
R_SCORE_24	4	j label	Sign ₂₄ (EA)+S
R_SCORE_PC19	5	b{cond} label	Sign ₁₉ (EA)+S-P
R_SCORE16_11	6	j! label	Sign ₁₁ (EA)+S
R_SCORE16_PC8	7	b! label	Sign ₈ (EA)+S-P
R_SCORE_GP15	11	lw r4,label	Sign ₁₆ (EA)+S-G
R_SCORE_GOT15	14	lw r4,label	G
R_SCORE_GOT_LO16	15	Addi rd,LO(local_label)	AHL+S
R_SCORE_CALL15	16	lw r29,extern label	G



R_SCORE_ABS16	9	S + Sign ₁₆ (EA)
R_SCORE_ABS32	8	S + EA

6.8 Reference

S+core Binutils is ported from gnu Binutils 2.13.2.1 version .

Using compiler: http://gcc.gnu.org/onlinedocs/gcc-3.3.2/gcc

Using as: http://www.gnu.org/software/binutils

Using Id The GNU linker: http://www.gnu.org/software/binutils