
U1A
BANK 13
IO_L6N_T0_VREF_13 V5
IO_L11P_T1_SRCC_13 U7
IO_L11N_T1_SRCC_13 V7
IO_L12P_T1_MRCC_13 T9
IO_L12N_T1_MRCC_13 U10 AD9361_CLK_OUT
IO_L13P_T2_MRCC_13 Y7 PPS_EXT
IO_L13N_T2_MRCC_13 Y6 TRIG
IO_L14P_T2_SRCC_13 Y9 USER_IO1_P
IO_L14N_T2_SRCC_13 Y8 USER_IO1_N
IO_L15P_T2_DQS_13 V8 USER_IO2_P
IO_L15N_T2_DQS_13 W8 USER_IO2_N
IO_L16P_T2_13 W10 USER_IO3_P
IO_L16N_T2_13 W9 USER_IO3_N
IO_L17P_T2_13 U9 USER_IO5_P
IO_L17N_T2_13 U8 USER_IO5_N
IO_L18P_T2_13 W11
IO_L18N_T2_13 Y11
IO_L19P_T3_13 T5 USER_IO6_P
IO_L19N_T3_VREF_13 U5 USER_IO6_N
IO_L20P_T3_13 Y12 AD9361_CTRL_IN1
IO_L20N_T3_13 Y13 AD9361_CTRL_IN2
IO_L21P_T3_DQS_13 V11 AD9361_CTRL_IN3
IO_L21N_T3_DQS_13 V10
IO_L22P_T3_13 V6 USER_IO4_P
IO_L22N_T3_13 W6 USER_IO4_N
USER_IO
USER_IO
USER_IO
USER_IO
XC7Z020-2CLG400I
R13
3V3
4.7K
PL_KEY
S1
GND
D4
PL_RGB
3
4
DI
VDD
GND
DO
2
1
GND
3V3
WS2812C-2020
100nF
C112
J8
3V3
5V
1
R14
4.7K
PL_FAN_CONTRL
GND
3
XH1.25-3P
U1B
BANK 34
IO_0_34 R19 AD9361_SPI_DO
IO_L1P_T0_34 T11 AD9361_CTRL_OUT0
IO_L1N_T0_34 T10 AD9361_CTRL_IN0
IO_L2P_T0_34 T12 AD9361_TX_D1_P
IO_L2N_T0_34 U12 AD9361_TX_D1_N
IO_L3P_T0_DQS_PUDC_B_34 U13 AD9361_CTRL_OUT7
IO_L3N_T0_DQS_34 V13 AD9361_CTRL_OUT6
IO_L4P_T0_34 V12 AD9361_TX_D4_P
IO_L4N_T0_34 W13 AD9361_TX_D4_N
IO_L5P_T0_34 T14 AD9361_CTRL_OUT1
IO_L5N_T0_34 T15 AD9361_CTRL_OUT2
IO_L6P_T0_34 P14 AD9361_TXNRX
IO_L6N_T0_VREF_34 R14 AD9361_SPI_CLK
IO_L7P_T1_34 Y16 AD9361_TX_FRAME_P
IO_L7N_T1_34 Y17 AD9361_TX_FRAME_N
IO_L8P_T1_34 W14 AD9361_TX_D0_P
IO_L8N_T1_34 Y14 AD9361_TX_D0_N
IO_L9P_T1_DQS_34 T16 AD9361_TX_D3_P
IO_L9N_T1_DQS_34 U17 AD9361_TX_D3_N
IO_L10P_T1_34 V15 AD9361_TX_D5_P
IO_L10N_T1_34 W15 AD9361_TX_D5_N
IO_L11P_T1_SRCC_34 U14 AD9361_TX_D2_P
IO_L11N_T1_SRCC_34 U15 AD9361_TX_D2_N
IO_L12P_T1_MRCC_34 U18 AD9361_RX_FRAME_P
IO_L12N_T1_MRCC_34 U19 AD9361_RX_FRAME_N
IO_L13P_T2_MRCC_34 N18 AD9361_FB_CLK_P
IO_L13N_T2_MRCC_34 P19 AD9361_FB_CLK_N
IO_L14P_T2_SRCC_34 N20 AD9361_DATA_CLK_P
IO_L14N_T2_SRCC_34 P20 AD9361_DATA_CLK_N
IO_L15P_T2_DQS_34 T20 AD9361_CTRL_OUT5
IO_L15N_T2_DQS_34 U20 AD9361_SYNC
IO_L16P_T2_34 V20 AD9361_RX_D2_P
IO_L16N_T2_34 W20 AD9361_RX_D2_N
IO_L17P_T2_34 Y18 AD9361_RX_D0_P
IO_L17N_T2_34 Y19 AD9361_RX_D0_N
IO_L18P_T2_34 V16 AD9361_RX_D5_P
IO_L18N_T2_34 W16 AD9361_RX_D5_N
IO_L19P_T3_34 R16 AD9361_RX_D3_P
IO_L19N_T3_VREF_34 R17 AD9361_RX_D3_N
IO_L20P_T3_34 T17 AD9361_CTRL_OUT3
IO_L20N_T3_34 R18 AD9361_ENABLE
IO_L21P_T3_DQS_34 V17 AD9361_RX_D1_P
IO_L21N_T3_DQS_34 V18 AD9361_RX_D1_N
IO_L22P_T3_34 W18 AD9361_RX_D4_P
IO_L22N_T3_34 W19 AD9361_RX_D4_N
IO_L23P_T3_34 N17 AD9361_RESET
IO_L23N_T3_34 P18 AD9361_SPI_ENB
IO_L24P_T3_34 P15 AD9361_SPI_DI
IO_L24N_T3_34 P16 AD9361_EN_AGC
IO_25_34 T19 AD9361_CTRL_OUT4
GND
4.7K
R2
XC7Z020-2CLG400I
J7
5V 1
5V 2
USER_IO1_P 3
USER_IO2_P 4
USER_IO1_N 5
USER_IO2_N 6
GND 7
GND 8
USER_IO3_P 9
USER_IO4_P 10
20 GND
19 GND
18 USER_IO6_N
17 USER_IO5_N
16 USER_IO6_P
15 USER_IO5_P
14 GND
13 GND
12 USER_IO4_N
11 USER_IO3_N
DG-20P
U1C
BANK 35
IO_0_35 G14 UHSIF_SEL0
IO_L1P_T0_AD0P_35 C20 UHSIF_DATA24
IO_L1N_T0_AD0N_35 B20 UHSIF_DATA23
IO_L2P_T0_AD8P_35 B19 UHSIF_DATA21
IO_L2N_T0_AD8N_35 A20 UHSIF_DATA22
IO_L3P_T0_DQS_AD1P_35 E17 UHSIF_AE#
IO_L3N_T0_DQS_AD1N_35 D18 PL_KEY
IO_L4P_T0_35 D19 PL_FAN_CONTRL
IO_L4N_T0_35 D20 UHSIF_DATA25
IO_L5P_T0_AD9P_35 E18 UHSIF_EOP#
IO_L5N_T0_AD9N_35 E19 PL_RGB
IO_L6P_T0_35 F16 UHSIF_AF#
IO_L6N_T0_VREF_35 F17 UHSIF_WRNF
IO_L7P_T1_AD2P_35 M19 UHSIF_DATA20
IO_L7N_T1_AD2N_35 M20 UHSIF_DATA31
IO_L8P_T1_AD10P_35 M17 UHSIF_DATA17
IO_L8N_T1_AD10N_35 M18 UHSIF_DATA19
IO_L9P_T1_DQS_AD3P_35 L19 UHSIF_DATA18
IO_L9N_T1_DQS_AD3N_35 L20 UHSIF_DATA30
IO_L10P_T1_AD11P_35 K19 UHSIF_DATA16
IO_L10N_T1_AD11N_35 J19 UHSIF_DATA14
IO_L11P_T1_SRCC_35 L16 UHSIF_DATA8
IO_L11N_T1_SRCC_35 L17 UHSIF_DATA9
IO_L12P_T1_MRCC_35 K17 UHSIF_DATA6
IO_L12N_T1_MRCC_35 K18 UHSIF_DATA15
IO_L13P_T2_MRCC_35 H16 UHSIF_CLK
IO_L13N_T2_MRCC_35 H17 CLK_FB_FPGA
IO_L14P_T2_AD4P_SRCC_35 J18 UHSIF_DATA13
IO_L14N_T2_AD4N_SRCC_35 H18 CH32H417_RX
IO_L15P_T2_DQS_AD12P_35 F19 UHSIF_DATA11
IO_L15N_T2_DQS_AD12N_35 F20 UHSIF_DATA26
IO_L16P_T2_35 G17 UHSIF_RDNE
IO_L16N_T2_35 G18 UHSIF_DATA12
IO_L17P_T2_AD5P_35 J20 UHSIF_DATA29
IO_L17N_T2_AD5N_35 H20 UHSIF_DATA28
IO_L18P_T2_AD13P_35 G19 CH32H417_TX
IO_L18N_T2_AD13N_35 G20 UHSIF_DATA27
IO_L19P_T3_35 H15 UHSIF_RD#
IO_L19N_T3_VREF_35 G15 UHSIF_SEL1
IO_L20P_T3_AD6P_35 K14 UHSIF_DATA0
IO_L20N_T3_AD6N_35 J14 UHSIF_OE#
IO_L21P_T3_DQS_AD14P_35 N15 UHSIF_DATA4
IO_L21N_T3_DQS_AD14N_35 N16 UHSIF_DATA5
IO_L22P_T3_AD7P_35 L14 UHSIF_DATA2
IO_L22N_T3_AD7N_35 L15 UHSIF_DATA7
IO_L23P_T3_35 M14 UHSIF_DATA3
IO_L23N_T3_35 M15 UHSIF_DATA10
IO_L24P_T3_AD15P_35 K16 UHSIF_DATA1
IO_L24N_T3_AD15N_35 J16 UHSIF_CS#
IO_25_35 J15 UHSIF_WR#
XC7Z020-2CLG400I
Title
Size A4
Number
Revision
Date: 11/04/2026
Sheet of
File: C:\Users\..\PL_IO.SchDoc
Drawn By:


U1E
PS_CLK_500
PS_POR_B_500
PS_SRST_B_501
PS_MIO_VREF_501
PS_MIO0_500
PS_MIO1_500
PS_MIO2_500
PS_MIO3_500
PS_MIO4_500
PS_MIO5_500
PS_MIO6_500
PS_MIO7_500
PS_MIO8_500
PS_MIO9_500
PS_MIO10_500
PS_MIO11_500
PS_MIO12_500
PS_MIO13_500
PS_MIO14_500
PS_MIO15_500
PS_MIO16_501
PS_MIO17_501
PS_MIO18_501
PS_MIO19_501
PS_MIO20_501
PS_MIO21_501
PS_MIO22_501
PS_MIO23_501
PS_MIO24_501
PS_MIO25_501
PS_MIO26_501
PS_MIO27_501
PS_MIO28_501
PS_MIO29_501
PS_MIO30_501
PS_MIO31_501
PS_MIO32_501
PS_MIO33_501
PS_MIO34_501
PS_MIO35_501
PS_MIO36_501
PS_MIO37_501
PS_MIO38_501
PS_MIO39_501
PS_MIO40_501
PS_MIO41_501
PS_MIO42_501
PS_MIO43_501
PS_MIO44_501
PS_MIO45_501
PS_MIO46_501
PS_MIO47_501
PS_MIO48_501
PS_MIO49_501
PS_MIO50_501
PS_MIO51_501
PS_MIO52_501
PS_MIO53_501
XC7Z020-2CLG400I
Y2
OUT VDD
GND OE/NC
SX2M33.333M20F30TNN
33.333M
3V3
C2
100nF
GND
R3
33
PS_POR#
R4
4.7K
R5
R6
R7
C4
1V8
QSPI_CS
QSPI_IO_0
QSPI_IO_1
QSPI_IO_2
QSPI_IO_3
QSPI_CLK
R8
MIO7
MIO8
ADF4001_CLK
ADF4001_DATA
ADF4001_CE
ADF4001_LE
UART_TX
UART_RX
ETH_TX_CLK
ETH_TXD0
ETH_TXD1
ETH_TXD2
ETH_TXD3
ETH_TX_CTRL
ETH_RX_CLK
ETH_RXD0
ETH_RXD1
ETH_RXD2
ETH_RXD3
ETH_RX_CTRL
R26
SD_CLK
SD_CMD
SD_D0
SD_D1
SD_D2
SD_D3
ETH_MDC
ETH_MDIO
R9
R10
R15
R16
R17
20K
R18
R20
R23
R24
10K
U28
SN74LVC1G04DBVR
C295
100nF
BOOT
C113
100nF
GND
PS_POR#
S2
U1F
XC7Z020-2CLG400I
DDR3_D0
DDR3_D1
DDR3_D2
DDR3_D3
DDR3_D4
DDR3_D5
DDR3_D6
DDR3_D7
DDR3_D8
DDR3_D9
DDR3_D10
DDR3_D11
DDR3_D12
DDR3_D13
DDR3_D14
DDR3_D15
DDR3_D16
DDR3_D17
DDR3_D18
DDR3_D19
DDR3_D20
DDR3_D21
DDR3_D22
DDR3_D23
DDR3_D24
DDR3_D25
DDR3_D26
DDR3_D27
DDR3_D28
DDR3_D29
DDR3_D30
DDR3_D31
DDR3_DM0
DDR3_DM1
DDR3_DM2
DDR3_DM3
DDR3_DQS0_P
DDR3_DQS0_N
DDR3_DQS1_P
DDR3_DQS1_N
DDR3_DQS2_P
DDR3_DQS2_N
DDR3_DQS3_P
DDR3_DQS3_N
PS_DDR_DQ0_502
PS_DDR_DQ1_502
PS_DDR_DQ2_502
PS_DDR_DQ3_502
PS_DDR_DQ4_502
PS_DDR_DQ5_502
PS_DDR_DQ6_502
PS_DDR_DQ7_502
PS_DDR_DQ8_502
PS_DDR_DQ9_502
PS_DDR_DQ10_502
PS_DDR_DQ11_502
PS_DDR_DQ12_502
PS_DDR_DQ13_502
PS_DDR_DQ14_502
PS_DDR_DQ15_502
PS_DDR_DQ16_502
PS_DDR_DQ17_502
PS_DDR_DQ18_502
PS_DDR_DQ19_502
PS_DDR_DQ20_502
PS_DDR_DQ21_502
PS_DDR_DQ22_502
PS_DDR_DQ23_502
PS_DDR_DQ24_502
PS_DDR_DQ25_502
PS_DDR_DQ26_502
PS_DDR_DQ27_502
PS_DDR_DQ28_502
PS_DDR_DQ29_502
PS_DDR_DQ30_502
PS_DDR_DQ31_502
PS_DDR_DM0_502
PS_DDR_DM1_502
PS_DDR_DM2_502
PS_DDR_DM3_502
PS_DDR_DQS_P0_502
PS_DDR_DQS_N0_502
PS_DDR_DQS_P1_502
PS_DDR_DQS_N1_502
PS_DDR_DQS_P2_502
PS_DDR_DQS_N2_502
PS_DDR_DQS_P3_502
PS_DDR_DQS_N3_502
PS_DDR_CKP_502
PS_DDR_CKN_502
PS_DDR_CKE_502
PS_DDR_CS_B_502
PS_DDR_RAS_B_502
PS_DDR_CAS_B_502
PS_DDR_WE_B_502
PS_DDR_BA0_502
PS_DDR_BA1_502
PS_DDR_BA2_502
PS_DDR_A0_502
PS_DDR_A1_502
PS_DDR_A2_502
PS_DDR_A3_502
PS_DDR_A4_502
PS_DDR_A5_502
PS_DDR_A6_502
PS_DDR_A7_502
PS_DDR_A8_502
PS_DDR_A9_502
PS_DDR_A10_502
PS_DDR_A11_502
PS_DDR_A12_502
PS_DDR_A13_502
PS_DDR_A14_502
PS_DDR_ODT_502
PS_DDR_DRST_B_502
PS_DDR_VRP_502
PS_DDR_VRN_502
PS_DDR_VREF0_502
PS_DDR_VREF1_502
DDR3_CLK0_P
DDR3_CLK0_N
DDR3_CKE
DDR3_S0
DDR3_RAS
DDR3_CAS
DDR3_WE
DDR3_BA0
DDR3_BA1
DDR3_BA2
DDR3_A0
DDR3_A1
DDR3_A2
DDR3_A3
DDR3_A4
DDR3_A5
DDR3_A6
DDR3_A7
DDR3_A8
DDR3_A9
DDR3_A10
DDR3_A11
DDR3_A12
DDR3_A13
DDR3_A14
DDR3_ODT
DDR3_RESET
R27
R28
80.6
1V35
VTTREF
C6
C7
100nF
U1D
TDI
TDO
TCK
TMS
TDI_0
TDO_0
TCK_0
TMS_0
DONE
DONE_0
INIT_B_0
PROGRAM_B_0
CFGBVS_0
VP_0
VN_0
VREFP_0
VREFN_0
DXP_0
DXN_0
R19
R21
R22
C5
D1
R25
3.3K
Title
Size
A4
Number
Revision
Date:
11/04/2026
Sheet of
File:
C:\Users\..\PS_IO.SchDoc
Drawn By:


U1H
XC7Z020-2CLG400I
U1I
XC7Z020-2CLG400I
U1G
XC7Z020-2CLG400I
VCCINT
VCCPLL
VCCBATT_0
VCCADC_0
VCCAUX
VCCPINT
VCCPAUX
VCCO_DDR_502
VCCO_MIO0_500
VCCO_MIO1_501
VCCBRAM
GND
RSVDGND
GNDADC_0
RSVDVCC1
RSVDVCC2
RSVDVCC3
VCCO_0
VCCO_13
VCCO_34
VCCO_35
1V0
1V8
3V3
1V35
L1
L2
120ohm@100m
Title
Size
A4
Number
Revision
Date:
11/04/2026
Sheet of
File:
C:\Users\..\ZYNQ_Power.SchDoc
Drawn By:



Title		
Size: A4	Number	Revision
Date: 11/04/2026		Sheet of
File: C:\Users\..\DDR3.SchDoc		Drawn By:


GND
R63
4.7K
3V3
QSPI_CS
QSPI_IO_1
QSPI_IO_2
GND
/CS
DO
/WP
GND
EP
VCC
IO3
CLK
DI
C129
100nF
QSPI_IO_3
QSPI_CLK
QSPI_IO_0
U4
W25Q256
C132
100nF
C133
100nF
1V8
R69
4.7K
U5
VCCA
VCCB
OE
SD_D0
SD_D1
SD_D2
SD_D3
SD_CMD
SD_CLK
A1
A2
A3
A4
A5
A6
A7
A8
B1
B2
B3
B4
B5
B6
B7
B8
Exposed Center Pad
GND
TXS0108ERGYR
J4
VDD
DATA0
DATA1
DATA2
DATA3
CMD
CLK
DETECT
GND
NC
TF01-A
R81
20K
BOOT
ACTLED0
3V3
R74
330
ACTLED1R75
330
LD2_K
LD2_A
YELLOW
LD1_K
LD1_A
GREEN
CASE
J2
RJ45_HR911130A
MDI3_N
MDI3_P
MDI2_N
MDI2_P
MDI1_N
MDI1_P
MDI0_N
MDI0_P
TRD3-
TRD3+
TRD2-
TRD2+
CT
TRD1-
TRD1+
TRD0-
TRD0+
C142
100nF
R145
1M
C233
100pF/1000V
M5
M4
M2
M1
1V8
R64
R65
R66
R67
R68
R70
4.7K
ETH_RXD0
ETH_RXD1
ETH_RXD2
ETH_RXD3
ETH_RX_CTRL
ETH_RX_CLK
RTL8211FD-CG
MDI0_P
MDI0_N
LAN_1V0A
MDI1_P
MDI1_N
MDI2_P
MDI2_N
MDI3_P
MDI3_N
LAN_3V3A
PS_POR#
ETH_MDC
ETH_MDIO
ETH_TXD3
ETH_TXD2
ETH_TXD1
ETH_TXD0
ETH_TX_CTL
ETH_TX_CLK
MDIP0
MDIN0
AVDD10
MDIP1
MDIN1
MDIP2
MDIN2
AVDD10
MDIP3
MDIN3
AVDD33
PHYRSTB
MDC
MDIO
TXD3
TXD2
TXD1
TXD0
TXCTL
TXC
GND
AVDD33
RSET
AVDD10
XTAL_OUT/EXT_CLK
XTAL_IN
CLKOUT
CFG_LDO1/LED2
CFG_LDO0/LED1
CFG_EXT/LED0
INTB/PMEB
REG_OUT/LDO_OUT
DVDD33
DVDD_RG
PHYAD1/RXC
PHYAD2/RXCTL
RXDLY/RXD0
TXDLY/RXD1
PLLOFF/RXD2
PHYAD0/RXD3
DVDD10
R71
2.49K
LAN_3V3A
LAN_1V0A
C58
12pF
C61
12pF
Y3
XA GND
XB GND
25MHz
ACTLED2R72
ACTLED1R73
ACTLED0R89
4.7K
LAN_1V0
3V3
1V8
ETH_RX_CLK
ETH_RX_CTRL
ETH_RXD0
ETH_RXD1
ETH_RXD2
ETH_RXD3
C135
C137
C138
C139
C140
C141
100nF
1uF
L4
120ohm@100m
C143
C144
C145
C146
C147
C148
C62
22uF
C63
C74
C75
Title
Size
A4
Number
Revision
Date:
11/04/2026
Sheet of
File:
C:\Users\..\LAN_SD.SchDoc
Drawn By:



Title		
Size: A4	Number	Revision
Date: 11/04/2026		Sheet of
File: C:\Users\..\JTAG.SchDoc		Drawn By:


U11B
VSSA
VSSD
VDDA1P3_RX_TX
VDDA1P3_RX_RF
VDDA1P3_RX_LO
VDDA1P3_RX_SYNTH
VDDA1P3_RX_VCO_LDO
RX_VCO_LDO_OUT
VDDA1P1_RX_VCO
VDDA1P3_TX_LO_BUFFER
VDDA1P3_TX_LO
VDDA1P3_TX_SYNTH
VDDA1P3_TX_VCO_LDO
TX_VCO_LDO_OUT
VDDA1P1_TX_VCO
VDDA1P3_BB
VDD_GPO
VDDD1P3_DIG
VDD_INTERFACE
RBIAS
DNC
VDDA_RXTX
VDDA_RX_LO
VDDA_RX_SYNTH
VDDA_TX_LO
VDDA_TX_SYNTH
VDDA_BB
VDD_DIG
1V8
GND
AD9361_TXLO_EXT
AD9361_RXLO_EXT
AD9361_SYNC
R116
R117
R118
R62
4.7K
14.3K
C200
C201
C202
C203
C204
C205
C301
J1
IPEX1
SIGNAL
GND_1
GND_2
Power
AD9361
U11C
AD9361_CLK_IN
AD9361_CLK_OUT
AD9361_CTRL
AD9361_SPI
AD9361_RESET
R88
49.9
R119
C199
100nF
XTALN
CLK_OUT
TEST/ENABLE
TXNRX
EN_AGC
ENABLE
GPO_3
GPO_2
GPO_1
GPO_0
CTRL_IN0
CTRL_IN1
CTRL_IN2
CTRL_IN3
CTRL_OUT0
CTRL_OUT1
CTRL_OUT2
CTRL_OUT3
CTRL_OUT4
CTRL_OUT5
CTRL_OUT6
CTRL_OUT7
SPI_DI
SPI_CLK
SPI_EN*
SPI_DO
RESET*
FB_CLK_N
FB_CLK_P
DATA_CLK_N
DATA_CLK_P
RX_FRAME_P
RX_FRAME_N
TX_FRAME_N
TX_FRAME_P
Interface
AD9361
AD9361_DATA
1V3_A
1V3_B
VDDA_BB
VDDA_RXTX
VDDA_RX_SYNTH
VDDA_TX_LO
VDDA_RX_LO
VDDA_TX_SYNTH
Title
Size
A4
Number
Revision
Date:
11/04/2026
Sheet of
File:
C:\Users\..\AD9361.SchDoc
Drawn By:









Title		
Size: A4	Number	Revision
Date: 11/04/2026		Sheet of
File: C:\Users\..\AD9361_RF.SchDoc		Drawn By:



Title		
Size A4	Number	Revision
Date: 11/04/2026		Sheet of
File: C:\Users\..\Sys_Power.SchDoc		Drawn By:



Title			
Size: A4	Number		Revision
Date: 11/04/2026		Sheet of	
File: C:\Users\..\Clock.SchDoc		Drawn By:	


J12
U262-241N-4BV64
U24
CH32H417MEU6
U14
HD3SS3220IRNHT
U25 TPD4EUSB30DQAR
U26 TPD4EUSB30DQAR
U27 TPD2EUSB30DRTR
Y1
25MHz
Title
Size
A4
Number
Revision
Date: 11/04/2026
File: C:\Users\..\CH32H417_USB3.SchDoc
Sheet of
Drawn By:












U2
U3






OmniCore SDR
ZYNQ
ANALOG DEVICES
SUPERSPEED
USB
WCH
XILINX
JTAG
LAN_1000Mbps
10M_IN
PPS_IN
TRIG
TX_LO
SYNC
RX_LO
TX1
RX1
RX2
TX2
FAN
RESET
PL_KEY
DONE
RGB
USER_IO
OmniCore SDR
github.com/Liren66/
OmniCore-SDR-Hardware
OMNICORE-SDR_Rev2.7-β Designed by LiRen

U3
U17
U2
U12
PCIEport
PCIEport
U18
T3
T1
T2
T4
U19
SD_CARD
U2
U3
U20




PCB Dual
PCB Dual
U26
U25
U3
U7
U2
U12
U20
U2
U5
U8
U8
T4
T3
T2
T1


u8
u5
u2
u4
u9
u3
t1
t2
t3

U13
U7
U12
U8
T1
T2
T3
T4
U2
U5
U3


U23
U17
U12
U18
U19
U20
U2
U3
T1
T2
T3
T4


U23
U17
U12
U18
U19
U20
U2
U3
T1
T2
T3
T4


U23
U17
U12
U18
U19
U2
U3
U20
T1
T2
T3
T4


U23
U17
U12
U18
U19
U20
U2
U3
T1
T2
T3
T4


U23
C3
U17
C2
U12
U18
T3
T1
T2
T4
U19
U2
U3
U20


U23
U17
U12
U18
U19
U2
U3
U20
T1
T2
T3
T4


U23
U7
U12
U18
U19
U2
U3
U20
T1
T2
T3
T4


U23
U17
U12
U18
U2
U3
U20
U19
T1
T2
T3
T4


U23
C3
U17
C2
U12
U18
C4
T1
T2
T4
U19
U2
U3
U20


U23
U17
U12
U18
U19
U20
U2
U3
T1
T2
T3
T4


U23
C3
U17
C2
U12
U18
T3
T1
T2
T4
U19
U2
U3
U20


U23
U17
U12
U18
U19
U20
U2
U3
T1
T2
T3
T4


U23
U17
U12
U18
U19
U20
U2
U3
T1
T2
T3
T4


U23
U17
U12
U18
U19
U20
U2
U3
T1
T2
T3
T4


U5
U4
U2
U3
U9
T1
T2
T3

U23
U17
U12
U18
T3
T1
T2
T4
U19
U2
U3
U20


U23
C3
U17
C2
U12
U18
C4
T1
T2
T4
U19
U2
U3
U20


U13
U17
U12
U6
U2
U5
U20
U8
U9
T1
T2


U13
U17
U12
U18
U2
U3
U20
U19
T1
T2