
U1A
BANK 13
IO_L6N_T0_VREF_13 V5
IO_L11P_T1_SRCC_13 U7
IO_L11N_T1_SRCC_13 V7
IO_L12P_T1_MRCC_13 T9 REF_OUT
IO_L12N_T1_MRCC_13 U10 AD9361_CLK_OUT
IO_L13P_T2_MRCC_13 Y7 PPS_EXT
IO_L13N_T2_MRCC_13 Y6 TRIG
IO_L14P_T2_SRCC_13 Y9 USER_IO1_P
IO_L14N_T2_SRCC_13 Y8 USER_IO1_N
IO_L15P_T2_DQS_13 V8 USER_IO2_P
IO_L15N_T2_DQS_13 W8 USER_IO2_N
IO_L16P_T2_13 W10 USER_IO3_P
IO_L16N_T2_13 W9 USER_IO3_N
IO_L17P_T2_13 U9 USER_IO5_P
IO_L17N_T2_13 U8 USER_IO5_N
IO_L18P_T2_13 W11
IO_L18N_T2_13 Y11
IO_L19P_T3_13 T5 USER_IO6_P
IO_L19N_T3_VREF_13 U5 USER_IO6_N
IO_L20P_T3_13 Y12 AD9361_CTRL_IN1
IO_L20N_T3_13 Y13 AD9361_CTRL_IN2
IO_L21P_T3_DQS_13 V11 AD9361_CTRL_IN3
IO_L21N_T3_DQS_13 V10
IO_L22P_T3_13 V6 USER_IO4_P
IO_L22N_T3_13 W6 USER_IO4_N
USER_IO
USER_IO
USER_IO
USER_IO
XC7Z020-2CLG400I
R13
3V3
4.7K
PL_KEY
S1
GND
D4
PL_RGB
DI
GND
VDD
DO
WS2812C-2020
100nF
C112
J8
3V3
5V
R14
4.7K
PL_FAN_CONTRL
GND
XH1.25-3P
U1B
BANK 34
IO_0_34 R19 AD9361_SPI_DO
IO_L1P_T0_34 T11 AD9361_CTRL_OUT0
IO_L1N_T0_34 T10 AD9361_CTRL_IN0
IO_L2P_T0_34 T12 AD9361_TX_D1_P
IO_L2N_T0_34 U12 AD9361_TX_D1_N
IO_L3P_T0_DQS_PUDC_B_34 U13 AD9361_CTRL_OUT7
IO_L3N_T0_DQS_34 V13 AD9361_CTRL_OUT6
IO_L4P_T0_34 V12 AD9361_TX_D4_P
IO_L4N_T0_34 W13 AD9361_TX_D4_N
IO_L5P_T0_34 T14 AD9361_CTRL_OUT1
IO_L5N_T0_34 T15 AD9361_CTRL_OUT2
IO_L6P_T0_34 P14 AD9361_TXNRX
IO_L6N_T0_VREF_34 R14 AD9361_SPI_CLK
IO_L7P_T1_34 Y16 AD9361_TX_FRAME_P
IO_L7N_T1_34 Y17 AD9361_TX_FRAME_N
IO_L8P_T1_34 W14 AD9361_TX_D0_P
IO_L8N_T1_34 Y14 AD9361_TX_D0_N
IO_L9P_T1_DQS_34 T16 AD9361_TX_D3_P
IO_L9N_T1_DQS_34 U17 AD9361_TX_D3_N
IO_L10P_T1_34 V15 AD9361_TX_D5_P
IO_L10N_T1_34 W15 AD9361_TX_D5_N
IO_L11P_T1_SRCC_34 U14 AD9361_TX_D2_P
IO_L11N_T1_SRCC_34 U15 AD9361_TX_D2_N
IO_L12P_T1_MRCC_34 U18 AD9361_RX_FRAME_P
IO_L12N_T1_MRCC_34 U19 AD9361_RX_FRAME_N
IO_L13P_T2_MRCC_34 N18 AD9361_FB_CLK_P
IO_L13N_T2_MRCC_34 P19 AD9361_FB_CLK_N
IO_L14P_T2_SRCC_34 N20 AD9361_DATA_CLK_P
IO_L14N_T2_SRCC_34 P20 AD9361_DATA_CLK_N
IO_L15P_T2_DQS_34 T20 AD9361_CTRL_OUT5
IO_L15N_T2_DQS_34 U20 AD9361_SYNC
IO_L16P_T2_34 V20 AD9361_RX_D2_P
IO_L16N_T2_34 W20 AD9361_RX_D2_N
IO_L17P_T2_34 Y18 AD9361_RX_D0_P
IO_L17N_T2_34 Y19 AD9361_RX_D0_N
IO_L18P_T2_34 V16 AD9361_RX_D5_P
IO_L18N_T2_34 W16 AD9361_RX_D5_N
IO_L19P_T3_34 R16 AD9361_RX_D3_P
IO_L19N_T3_VREF_34 R17 AD9361_RX_D3_N
IO_L20P_T3_34 T17 AD9361_CTRL_OUT3
IO_L20N_T3_34 R18 AD9361_ENABLE
IO_L21P_T3_DQS_34 V17 AD9361_RX_D1_P
IO_L21N_T3_DQS_34 V18 AD9361_RX_D1_N
IO_L22P_T3_34 W18 AD9361_RX_D4_P
IO_L22N_T3_34 W19 AD9361_RX_D4_N
IO_L23P_T3_34 N17 AD9361_RESET
IO_L23N_T3_34 P18 AD9361_SPI_ENB
IO_L24P_T3_34 P15 AD9361_SPI_DI
IO_L24N_T3_34 P16 AD9361_EN_AGC
IO_25_34 T19 AD9361_CTRL_OUT4
GND
4.7K
R2
XC7Z020-2CLG400I
J7
5V 1
5V 2
USER_IO1_P 3
USER_IO2_P 4
USER_IO1_N 5
USER_IO2_N 6
7
8
USER_IO3_P 9
USER_IO4_P 10
20 GND
19 GND
18 USER_IO6_N
17 USER_IO5_N
16 USER_IO6_P
15 USER_IO5_P
14
13 GND
12 USER_IO4_N
11 USER_IO3_N
GND
GND
DC-20P
U1C
BANK 35
IO_0_35 G14 UHSIF_SEL0
IO_L1P_T0_AD0P_35 C20 UHSIF_DATA24
IO_L1N_T0_AD0N_35 B20 UHSIF_DATA23
IO_L2P_T0_AD8P_35 B19 UHSIF_DATA21
IO_L2N_T0_AD8N_35 A20 UHSIF_DATA22
IO_L3P_T0_DQS_AD1P_35 E17 UHSIF_AE#
IO_L3N_T0_DQS_AD1N_35 D18 PL_KEY
IO_L4P_T0_35 D19 PL_FAN_CONTRL
IO_L4N_T0_35 D20 UHSIF_DATA25
IO_L5P_T0_AD9P_35 E18 UHSIF_EOP#
IO_L5N_T0_AD9N_35 E19 PL_RGB
IO_L6P_T0_35 F16 UHSIF_AF#
IO_L6N_T0_VREF_35 F17 UHSIF_WRNF
IO_L7P_T1_AD2P_35 M19 UHSIF_DATA20
IO_L7N_T1_AD2N_35 M20 UHSIF_DATA31
IO_L8P_T1_AD10P_35 M17 UHSIF_DATA17
IO_L8N_T1_AD10N_35 M18 UHSIF_DATA19
IO_L9P_T1_DQS_AD3P_35 L19 UHSIF_DATA18
IO_L9N_T1_DQS_AD3N_35 L20 UHSIF_DATA30
IO_L10P_T1_AD11P_35 K19 UHSIF_DATA16
IO_L10N_T1_AD11N_35 J19 UHSIF_DATA14
IO_L11P_T1_SRCC_35 L16 UHSIF_DATA8
IO_L11N_T1_SRCC_35 L17 UHSIF_DATA9
IO_L12P_T1_MRCC_35 K17 UHSIF_DATA6
IO_L12N_T1_MRCC_35 K18 UHSIF_DATA15
IO_L13P_T2_MRCC_35 H16 UHSIF_CLK
IO_L13N_T2_MRCC_35 H17 CLK_FB_FPGA
IO_L14P_T2_AD4P_SRCC_35 J18 UHSIF_DATA13
IO_L14N_T2_AD4N_SRCC_35 H18 CH32H417_RX
IO_L15P_T2_DQS_AD12P_35 F19 UHSIF_DATA11
IO_L15N_T2_DQS_AD12N_35 F20 UHSIF_DATA26
IO_L16P_T2_35 G17 UHSIF_RDNE
IO_L16N_T2_35 G18 UHSIF_DATA12
IO_L17P_T2_AD5P_35 J20 UHSIF_DATA29
IO_L17N_T2_AD5N_35 H20 UHSIF_DATA28
IO_L18P_T2_AD13P_35 G19 CH32H417_TX
IO_L18N_T2_AD13N_35 G20 UHSIF_DATA27
IO_L19P_T3_35 H15 UHSIF_RD#
IO_L19N_T3_VREF_35 G15 UHSIF_SEL1
IO_L20P_T3_AD6P_35 K14 UHSIF_DATA0
IO_L20N_T3_AD6N_35 J14 UHSIF_OE#
IO_L21P_T3_DQS_AD14P_35 N15 UHSIF_DATA4
IO_L21N_T3_DQS_AD14N_35 N16 UHSIF_DATA5
IO_L22P_T3_AD7P_35 L14 UHSIF_DATA2
IO_L22N_T3_AD7N_35 L15 UHSIF_DATA7
IO_L23P_T3_35 M14 UHSIF_DATA3
IO_L23N_T3_35 M15 UHSIF_DATA10
IO_L24P_T3_AD15P_35 K16 UHSIF_DATA1
IO_L24N_T3_AD15N_35 J16 UHSIF_CS#
IO_25_35 J15 UHSIF_WR#
XC7Z020-2CLG400I
Title
Size A4
Number
Revision
Date: 11/05/2026
Sheet of
File: C:\Users\..\PL_IO.SchDoc
Drawn By:



Title		
Size A4	Number	Revision
Date: 11/05/2026		Sheet of
File: C:\Users\..\PS_IO.SchDoc		Drawn By:



Title		
Size: A4	Number	Revision
Date: 11/05/2026		Sheet of
File: C:\Users\..\ZYNQ_Power.SchDoc		Drawn By:


U2A
U3A
MT41K256M16TW-107:P
DDR3_A0
DDR3_A1
DDR3_A2
DDR3_A3
DDR3_A4
DDR3_A5
DDR3_A6
DDR3_A7
DDR3_A8
DDR3_A9
DDR3_A10
DDR3_A11
DDR3_A12
DDR3_A13
DDR3_A14
DDR3_BA0
DDR3_BA1
DDR3_BA2
DDR3_CAS
DDR3_RAS
DDR3_CLK0_N
DDR3_CLK0_P
DDR3_CKE
DDR3_S0
DDR3_RESET
DDR3_WE
DDR3_ODT
DDR3_DM0
DDR3_DM1
DDR3_DM2
DDR3_DM3
DDR3_DQS0_P
DDR3_DQS0_N
DDR3_DQS1_P
DDR3_DQS1_N
DDR3_DQS2_P
DDR3_DQS2_N
DDR3_DQS3_P
DDR3_DQS3_N
DDR3_D0
DDR3_D1
DDR3_D2
DDR3_D3
DDR3_ADDR
DDRVTT
GND
R58 4.7K
R55 240
R56 240
R57 80.6
U2B
U3B
1V35
3V3
VTTREF
C126 4.7uF
C127 10nF
C128 10nF
C129 10nF
U20
TPS51200DRCR
VIN
VO
PGOOD
VOSNS
EN
REFOUT
REFIN
EP
VLDOIN
PGND
R29 10K
R30 10K
R59 10K
C166 10nF
C167 10uF
C168 10uF
C125 10uF
C134 10uF
C165 100nF
Title
Size
A4
Number
Revision
Date: 11/05/2026
File: C:\Users\..\DDR3.SchDoc
Sheet of
Drawn By:



Title		
Size: A4	Number	Revision
Date: 11/05/2026		Sheet of
File: C:\Users\..\LAN_SD.SchDoc		Drawn By:



Title		
Size A4	Number	Revision
Date: 11/05/2026		Sheet of
File: C:\Users\..\JTAG.SchDoc		Drawn By:


U11B
VSSA
VSSD
VDDA1P3_RX_TX
VDDA1P3_RX_RF
VDDA1P3_RX_LO
VDDA1P3_RX_SYNTH
VDDA1P3_RX_VCO_LDO
RX_VCO_LDO_OUT
VDDA1P1_RX_VCO
VDDA1P3_TX_LO_BUFFER
VDDA1P3_TX_LO
VDDA1P3_TX_SYNTH
VDDA1P3_TX_VCO_LDO
TX_VCO_LDO_OUT
VDDA1P1_TX_VCO
VDDA1P3_BB
VDD_GPO
VDDD1P3_DIG
VDD_INTERFACE
RBIAS
DNC
VDDA_RXTX
VDDA_RX_LO
VDDA_RX_SYNTH
VDDA_TX_LO
VDDA_TX_SYNTH
VDDA_BB
VDD_DIG
1V8
GND
AD9361_TXLO_EXT
AD9361_RXLO_EXT
AD9361_SYNC
R116
R117
R118
R119
R62
R88
C200
C201
C202
C203
C204
C205
C301
C199
J1
IPEX1
SIGNAL
GND_1
GND_2
Power
AD9361
U11C
XTALN
CLK_OUT
TEST/ENABLE
TXNRX
EN_AGC
ENABLE
GPO_3
GPO_2
GPO_1
GPO_0
CTRL_IN0
CTRL_IN1
CTRL_IN2
CTRL_IN3
CTRL_OUT0
CTRL_OUT1
CTRL_OUT2
CTRL_OUT3
CTRL_OUT4
CTRL_OUT5
CTRL_OUT6
CTRL_OUT7
SPI_DI
SPI_CLK
SPI_EN*
SPI_DO
RESET*
FB_CLK_N
FB_CLK_P
DATA_CLK_N
DATA_CLK_P
P1_D0/RX_D0_N
P1_D1/RX_D0_P
P1_D2/RX_D1_N
P1_D3/RX_D1_P
P1_D4/RX_D2_N
P1_D5/RX_D2_P
P1_D6/RX_D3_N
P1_D7/RX_D3_P
P1_D8/RX_D4_N
P1_D9/RX_D4_P
P1_D10/RX_D5_N
P1_D11/RX_D5_P
RX_FRAME_P
RX_FRAME_N
P0_D11/TX_D5_P
P0_D10/TX_D5_N
P0_D9/TX_D4_P
P0_D8/TX_D4_N
P0_D7/TX_D3_P
P0_D6/TX_D3_N
P0_D5/TX_D2_P
P0_D4/TX_D2_N
P0_D3/TX_D1_P
P0_D2/TX_D1_N
P0_D1/TX_D0_P
P0_D0/TX_D0_N
TX_FRAME_N
TX_FRAME_P
AD9361_CLK_IN
AD9361_CLK_OUT
AD9361_TXNRX
AD9361_EN_AGC
AD9361_ENABLE
AD9361_CTRL_IN0
AD9361_CTRL_IN1
AD9361_CTRL_IN2
AD9361_CTRL_IN3
AD9361_CTRL_OUT0
AD9361_CTRL_OUT1
AD9361_CTRL_OUT2
AD9361_CTRL_OUT3
AD9361_CTRL_OUT4
AD9361_CTRL_OUT5
AD9361_CTRL_OUT6
AD9361_CTRL_OUT7
AD9361_SPI_DI
AD9361_SPI_CLK
AD9361_SPI_ENB
AD9361_SPI_DO
AD9361_RESET
AD9361_FB_CLK_N
AD9361_FB_CLK_P
AD9361_DATA_CLK_N
AD9361_DATA_CLK_P
AD9361_RX_D0_N
AD9361_RX_D0_P
AD9361_RX_D1_N
AD9361_RX_D1_P
AD9361_RX_D2_N
AD9361_RX_D2_P
AD9361_RX_D3_N
AD9361_RX_D3_P
AD9361_RX_D4_N
AD9361_RX_D4_P
AD9361_RX_D5_N
AD9361_RX_D5_P
AD9361_RX_FRAME_P
AD9361_RX_FRAME_N
AD9361_TX_D5_P
AD9361_TX_D5_N
AD9361_TX_D4_P
AD9361_TX_D4_N
AD9361_TX_D3_P
AD9361_TX_D3_N
AD9361_TX_D2_P
AD9361_TX_D2_N
AD9361_TX_D1_P
AD9361_TX_D1_N
AD9361_TX_D0_P
AD9361_TX_D0_N
AD9361_TX_FRAME_N
AD9361_TX_FRAME_P
AD9361_DATA
AD9361_CTRL
AD9361_SPI
Interface
AD9361
1V3_A
1V3_B
VDDA_BB
VDDA_RXTX
VDD_DIG
VDDA_RX_SYNTH
VDDA_TX_LO
VDDA_RX_LO
VDDA_TX_SYNTH
Title
Size
A4
Number
Revision
Date:
11/05/2026
Sheet of
File:
C:\Users\..\AD9361.SchDoc
Drawn By:









Title		
Size: A4	Number	Revision
Date: 11/05/2026		Sheet of
File: C:\Users\..\AD9361_RF.SchDoc		Drawn By:



Title		
Size A4	Number	Revision
Date: 11/05/2026		Sheet of
File: C:\Users\..\Sys_Power.SchDoc		Drawn By:



Title		
Size: A4	Number	Revision
Date: 11/05/2026		Sheet of
File: C:\Users\..\Clock.SchDoc		Drawn By:


J12
U262-241N-4BV64
U24
CH32H417MEU6
U14
HD3SS3220IRNHT
U25 TPD4EUSB30DQAR
U26 TPD4EUSB30DQAR
U27 TPD2EUSB30DRTR
Y1
GND
3V3
5V_USB3
USB3_VBUS
UHSIF
USB3
Title
Size
A4
Number
Revision
Date: 11/05/2026
File: C:\Users\..\CH32H417_USB3.SchDoc
Sheet of
Drawn By:












U2
U3






OmniCore SDR
ZYNQ
ANALOG DEVICES
SUPERSPEED
USB
WCH
XILINX
JTAG
LAN_1000Mbps
PPS_IN
10M_IN
TRIG
TX_LO
REF_O
SYNC
RX_LO
TX1
RX1
RX2
TX2
USER_IO
FAN
RESET
PL_KEY
DONE
RGB
LOCK
OmniCore SDR
github.com/Liren66/
OmniCore-SDR-Hardware
open hardware
OMNICORE-SDR_Rev2.8-β Designed by LiRen






PCB_Dual
PCB_Dual
U26
U25
U3
U7
U8
U12
U2
U5
U4
U6
T4
T3
T2
T1


u3
u4
u5
u6
u7
u8
u9
u10
u11
u12
u13
u14
u15
u16
u17
u18
u19
u20
u21
u22
u23
u24
u25
u26
u27
u28
u29
u30
u31
u32
u33
u34
u35
u36
u37
u38
u39
u40
u41
u42
u43

U13
U17
U12
U18
T3
T1
T2
T4
U15
U2
U3
U5


U23
C3
U17
C2
U12
U18
T3
T1
T2
T4
U19
U2
U3
U20


U23
C3
U17
C2
U12
U18
T3
T1
T2
T4
U19
U2
U3
U20


U23
U17
U12
U18
U19
U20
U2
U3
T1
T2
T3
T4


U23
C3
U17
C2
U12
U18
T3
T1
T2
T4
U19
U2
U3
U20


U23
C3
U17
C2
U12
U18
T3
T1
T2
T4
U19
U2
U3
U20


U23
C3
U17
C2
U12
U18
T3
T1
T2
T4
U19
U2
U3
U20


U23
C3
U17
C2
U12
U18
T3
T1
T2
T4
U19
U2
U3
U20


U23
C3
U17
C2
U12
U18
T3
T1
T2
T4
U19
U2
U3
U20


U23
U17
U12
U18
U19
U20
U2
U3
T1
T2
T3
T4


U23
U17
U12
U18
U2
U3
U20
T1
T2
T3
T4


U23
U17
U12
U18
U19
U20
U2
U3
T1
T2
T3
T4


U23
C3
U17
C2
U12
U18
T3
T1
T2
T4
U19
U2
U3
U20


U23
C3
U17
C2
U12
U18
T3
T1
T2
T4
U19
U2
U3
U20


U23
C3
U17
C2
U12
U18
T3
T1
T2
T4
U19
U2
U3
U20


U5
U2
U3
U9
T1
T2
T3

U23
U17
U12
U18
T3
T1
T2
T4
U19
U2
U5
U20


U23
U17
U12
U18
U19
U20
U2
U3
T1
T2
T3
T4


U13
U17
U12
U6
U2
U5
U20
U8
U9
T1
T2


U23
U17
U12
U18
U2
U3
U20
T1
T2