

Contents of the 9th week lecture


- Introduction to Datapath Components
- Registers
- Adders
- Comparators
- Multiplier – Array Style
- Subtractors and Signed Numbers

Introduction to Datapath Components

– 교재 4장 1절

Introduction


- Chpts 2 & 3: Introduced increasingly complex digital building blocks
 - Gates, multiplexors, decoders, basic registers, and controllers
- Controllers good for systems with control inputs/outputs
 - *Control* input: Single bit (or a few), representing environment event or state
 - Ex: 1 bit representing button pressed
 - *Data* input: Multiple bits representing single entity
 - Ex: 7 bits representing temperature in binary
- Need appropriate building blocks for data
 - *Datapath components* (*register-transfer-level*, or *RTL*) components: store/transform data
 - Combine datapath components to form a *datapath*
- Chpt 4 introduces some datapath components and simple datapaths
 - Next chapter will combine controllers and datapaths into “processors”



Appropriate building blocks:
 Tires, seat, pedals
 Not:
 Rubber, glue, metal

Datapath inside ARM7 CPU Core

ARM7 Datapath Overview



Registers

– 교재 4장 2절



Registers

■ *N-bit register*: Stores N bits, N is the *width*

- Common widths: 8, 16, 32
- Storing data into register: *Loading*
- Opposite of storing: *Reading* (does not alter contents)

■ Basic register of Ch 3: Loaded every cycle

- Useful for implementing FSM—stores encoded state




Basic register loads on every clock cycle

How extend to only load on certain cycles?


Register with Parallel Load

- Add 2x1 mux to front of each flip-flop
- Register's *load* input selects mux input to pass
 - $\text{load}=0$: existing flip-flop value; $\text{load}=1$: new input value





Register Example using the Load Input: Weight Sampler

- Scale has two displays
 - Present weight
 - Saved weight
 - Useful to compare present item with previous item
- Use 4-bit parallel load register to store weight
 - Pressing button loads present weight into register
 - Register contents always displayed as “Saved weight,” even when new present weight appears




Buses


- N-bit *bus*: N wires to carry N-bit data item
 - Circuit drawings can become cluttered
- Convention for drawing buses
 - Single bold line and/or small angled line across



Register Example: Above-Mirror Display




- Ch2 ex: Four simultaneous values from car's computer
- To reduce wires: Computer writes only 1 value at a time, loads into one of four registers
 - Was: $8+8+8+8 = 32$ wires
 - Now: $8 + 2 + 1 = 11$ wires




Register Example: Computerized Checkerboard

- Each register holds values for one column of LEDs
 - “1” lights LED
- Microprocessor loads one register at a time
 - Occurs fast enough that user sees entire board change at once




Register Example: Computerized Checkerboard



Shift Register

■ Shift right


- Move each bit one position right
- Rightmost bit is “dropped”
- Assume 0 shifted into leftmost bit



Q: Do four right shifts on 1001, showing value after each shift

A: 1001 (original)
0100
0010
0001
0000



- Implementation: Connect flip-flop output to next flip-flop's input




Shift Register

- To allow register to either shift or retain, use 2x1 muxes

- shr: “0” means retain, “1” shift
- shr_in: value to shift in
 - May be 0, or 1




Left-shift register also easy to design



Rotate Register

- Rotate right: Like shift right, but leftmost bit comes from rightmost bit



Shift Register Example: Above-Mirror Display



- Earlier example:
 $8+2+1 = 11$ wires
from car's computer
to above-mirror
display's four
registers

- Better than 32
wires, but 11 still a
lot—want fewer for
smaller wire
bundles



Use shift registers

- Wires: $1+2+1=4$
- Computer sends
one value at a time,
one bit per clock
cycle



Multifunction Registers

Many registers have multiple functions


- Load, shift, clear (load all 0s)
- And retain present value, of course

Easily designed using muxes


- Just connect each mux input to achieve desired function

Functions:

| s1 | s0 | Operation |
|----|----|--------------------------|
| 0 | 0 | Maintain present value |
| 0 | 1 | Parallel load |
| 1 | 0 | Shift right |
| 1 | 1 | (unused - let's load 0s) |





(a)



(b)

Multifunction Registers

| s1 | s0 | Operation |
|----|----|------------------------|
| 0 | 0 | Maintain present value |
| 0 | 1 | Parallel load |
| 1 | 0 | Shift right |
| 1 | 1 | Shift left |




Multifunction Registers with Separate Control Inputs

| ld | shr | shl | Operation |
|----|-----|-----|---|
| 0 | 0 | 0 | Maintain present value |
| 0 | 0 | 1 | Shift left |
| 0 | 1 | 0 | Shift right |
| 0 | 1 | 1 | Shift right – shr has priority over shl |
| 1 | 0 | 0 | Parallel load |
| 1 | 0 | 1 | Parallel load – ld has priority |
| 1 | 1 | 0 | Parallel load – ld has priority |
| 1 | 1 | 1 | Parallel load – ld has priority |

| s1 | s0 | Operation |
|----|----|------------------------|
| 0 | 0 | Maintain present value |
| 0 | 1 | Parallel load |
| 1 | 0 | Shift right |
| 1 | 1 | Shift left |

Truth table for combinational circuit

| Inputs | Outputs | | | Note Operation | | |
|--------|---------|-----|-----|-------------------|----|----------------|
| | ld | shr | shl | s1 | s0 | |
| 0 | 0 | 0 | 0 | 0 | 0 | Maintain value |
| 0 | 0 | 1 | 1 | 1 | 1 | Shift left |
| 0 | 1 | 0 | 1 | 1 | 0 | Shift right |
| 0 | 1 | 1 | 1 | 1 | 0 | Shift right |
| 1 | 0 | 0 | 0 | 0 | 1 | Parallel load |
| 1 | 0 | 1 | 0 | 0 | 1 | Parallel load |
| 1 | 1 | 0 | 0 | 0 | 1 | Parallel load |
| 1 | 1 | 1 | 0 | 0 | 1 | Parallel load |




$$s1 = ld' * shr' * shl + ld' * shr * shl' + ld' * shr * shl$$

$$s0 = ld' * shr' * shl + ld$$

Register Operation Table

- Register operations typically shown using compact version of table
 - X means same operation whether value is 0 or 1
 - One X expands to two rows
 - Two Xs expand to four rows
 - Put highest priority control input on left to make reduced table simple

| Inputs | | | Outputs | | Note | Operation |
|--------|-----|-----|---------|----|----------------|-----------|
| ld | shr | shl | s1 | s0 | | |
| 0 | 0 | 0 | 0 | 0 | Maintain value | 0 0 0 |
| 0 | 0 | 1 | 1 | 1 | Shift left | 0 0 1 |
| 0 | 1 | 0 | 1 | 0 | Shift right | 0 1 X |
| 0 | 1 | 1 | 1 | 0 | Shift right | 1 X X |
| 1 | 0 | 0 | 0 | 1 | Parallel load | |
| 1 | 0 | 1 | 0 | 1 | Parallel load | |
| 1 | 1 | 0 | 0 | 1 | Parallel load | |
| 1 | 1 | 1 | 0 | 1 | Parallel load | |



Register Design Process

- Can design register with desired operations using simple four-step process

TABLE 4.1 Four-step process for designing a multifunction register.

| | Step | Description |
|----|-----------------------------------|--|
| 1. | <i>Determine mux size</i> | Count the number of operations (don't forget the maintain present value operation!) and add in front of each flip-flop a mux with at least that number of inputs. |
| 2. | <i>Create mux operation table</i> | Create an operation table defining the desired operation for each possible value of the mux select lines. |
| 3. | <i>Connect mux inputs</i> | For each operation, connect the corresponding mux data input to the appropriate external input or flip-flop output (possibly passing through some logic) to achieve the desired operation. |
| 4. | <i>Map control lines</i> | Create a truth table that maps external control lines to the internal mux select lines, with appropriate priorities, and then design the logic to achieve that mapping |

Register Design Example

Desired register operations

- Load, shift left, synchronous clear, synchronous set
- Want unique control input for each operation

Step 1: Determine mux size

| s2 | s1 | s0 | Operation |
|----|----|----|------------------------|
| 0 | 0 | 0 | Maintain present value |
| 0 | 0 | 1 | Parallel load |
| 0 | 1 | 0 | Shift left |
| 0 | 1 | 1 | Synchronous clear |
| 1 | 0 | 0 | Synchronous set |
| 1 | 0 | 1 | Maintain present value |
| 1 | 1 | 0 | Maintain present value |
| 1 | 1 | 1 | Maintain present value |

a

5 operations: above, plus maintain present value (don't forget this one!)

→ Use 8x1 mux

Step 2: Create mux operation table


Step 3: Connect mux inputs

Step 4: Map control lines

$$s2 = \text{clr} \cdot \text{set}$$

$$s1 = \text{clr} \cdot \text{set} \cdot \text{ld} \cdot \text{shl} + \text{clr}$$


$$s0 = \text{clr} \cdot \text{set} \cdot \text{ld} + \text{clr}$$



| clr | set | ld | shl | Inputs | | | Outputs | | | Operation |
|-----|-----|----|-----|--------|----|----|---------|----|----|------------------------|
| | | | | s2 | s1 | s0 | s2 | s1 | s0 | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Maintain present value |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | Shift left |
| 0 | 0 | 1 | X | 0 | 0 | 1 | 0 | 0 | 1 | Parallel load |
| 0 | 1 | X | X | 1 | 0 | 0 | 1 | 0 | 1 | Set to all 1s |
| 1 | X | X | X | 0 | 1 | 1 | 0 | 1 | 0 | Clear to all 0s |

a

Register Design Example



Step 4: Map control lines

$$s2 = \text{clr}' * \text{set}$$

$$s1 = \text{clr}' * \text{set}' * \text{ld}' * \text{shl} + \text{clr}$$

$$s0 = \text{clr}' * \text{set}' * \text{ld} + \text{clr}$$

| clr | set | ld | shl | Outputs | | | Operation |
|-----|-----|----|-----|---------|----|----|------------------------|
| | | | | s2 | s1 | s0 | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | Maintain present value |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | Shift left |
| 0 | 0 | 1 | X | 0 | 0 | 1 | Parallel load |
| 0 | 1 | X | X | 1 | 0 | 0 | Set to all 1s |
| 1 | X | X | X | 0 | 1 | 1 | Clear to all 0s |

Adders

– 교재 4장 3절

Adders

- Adds two N-bit binary numbers

- 2-bit adder: adds two 2-bit numbers, outputs 3-bit result
- e.g., $01 + 11 = 100$ ($1 + 3 = 4$)

- Can design using combinational design process of Ch 2, but doesn't work well for typical N

- Why not?

| a1 | a0 | b1 | b0 | Outputs | | |
|----|----|----|----|---------|----|----|
| | | | | c | s1 | s0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 |

Why Adders Aren't Built Using Standard Combinational Design Process ?


■ Truth table too big

- 2-bit adder's truth table shown
 - Has $2^{(2+2)} = 16$ rows
- 8-bit adder: $2^{(8+8)} = 65,536$ rows
- 16-bit adder: $2^{(16+16)} = \sim 4$ billion rows
- 32-bit adder: ...

■ Big truth table with numerous 1s/0s yields big logic

- Plot shows number of transistors for N-bit adders, using state-of-the-art automated combinational design tool

| a1 | Inputs | | | | Outputs | | |
|----|--------|----|----|--|---------|----|----|
| | a0 | b1 | b0 | | c | s1 | s0 |
| 0 | 0 | 0 | 0 | | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | | 1 | 1 | 0 |




Q: Predict number of transistors for 16-bit adder

A: 1000 transistors for N=5, doubles for each increase of N. So transistors = $1000 \cdot 2^{(N-5)}$. Thus, for N=16, transistors = $1000 \cdot 2^{(16-5)} = 1000 \cdot 2048 = 2,048,000$. Way too many!

Size comes from implementing with two levels of gates. Following approach uses more levels to achieve smaller size.

Alternative Method to Design an Adder: Imitate Adding by Hand

- Alternative adder design: mimic how people do addition by hand




- One column at a time
 - Compute sum, add carry to next column

Alternative Method to Design an Adder: Imitate Adding by Hand

- Create component for each column

- Adds that column's bits, generates sum and carry bits



Half-Adder

- **Half-adder**: Adds 2 bits, generates sum and carry
- Design using combinational design process from Ch 2

| Inputs | | Outputs | |
|--------|---|---------|---|
| a | b | co | s |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |




Step 1: Capture the function

Step 2A: Create equations

$$co = ab$$


$$s = a'b + ab' \text{ (same as } s = a \text{ xor } b)$$

Step 2B: Implement as circuit



Full-Adder

- **Full-adder:** Adds 3 bits, generates sum and carry
- Design using combinational design process from Ch 2



Step 1: Capture the function


| Inputs | | | Outputs | |
|--------|---|----|---------|---|
| a | b | ci | co | s |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

Step 2A: Create equations


$$\begin{aligned}
 co &= a'b'c + ab'c + abc' + abc \\
 co &= a'b'c + abc + ab'c + abc + abc' + abc \\
 co &= (a'+a)bc + (b'+b)ac + (c'+c)ab \\
 co &= bc + ac + ab
 \end{aligned}$$

$$\begin{aligned}
 s &= a'b'c + a'bc' + ab'c' + abc \\
 s &= a'(b'c + bc') + a(b'c' + bc) \\
 s &= a'(b \oplus c)' + a(b \oplus c) \\
 s &= a \oplus b \oplus c
 \end{aligned}$$

Step 2B: Implement as circuit




Full-Adder using Half Adder




Carry-Ripple Adder

- Using half-adder and full-adders, we can build adder that adds like we would by hand
- Called a *carry-ripple adder*
 - 4-bit adder shown: Adds two 4-bit numbers, generates 5-bit output
 - 5-bit output can be considered 4-bit “sum” plus 1-bit “carry out”
 - Can easily build any size adder




Carry-Ripple Adder


- Using full-adder instead of half-adder for first bit, we can include a “carry in” bit in the addition
 - Useful later when we connect smaller adders to form bigger adders



Carry-Ripple Adder's Behavior



Assume all inputs initially 0




0111+0001
(answer should be 01000)

Output after 2 ns (1 FA delay)


Wrong answer—is there a problem? No—just need more time for carry to ripple through the chain of full adders.

Carry-Ripple Adder's Behavior




0111+0001
(answer should be 01000)

Outputs after 4ns (2 FA delays)



a


Outputs after 6ns (3 FA delays)




Output after 8ns (4 FA delays)

Correct answer appears after 4 FA delays

Cascading Adders




(a)



(b)

Block symbol




(c)

Simplified
block symbol


Adder Example: DIP-Switch-Based Adding Calculator

- Goal: Create calculator that adds two 8-bit binary numbers, specified using DIP switches
 - DIP switch: Dual-inline package switch, move each switch up or down
 - Solution: Use 8-bit adder




Adder Example: DIP-Switch-Based Adding Calculator

- To prevent spurious values from appearing at output, can place register at output
 - Actually, the light flickers from spurious values would be too fast for humans to detect—but the principle of registering outputs to avoid spurious values being read by external devices (which normally aren't humans) applies here.



Adder Example: Compensating Weight Scale


- Weight scale with compensation amount of 0–7
 - To compensate for inaccurate sensor due to physical wear
 - Use 8-bit adder



Incrementer

■ Adds 1 to input A

| Inputs | | | | Outputs | | | | |
|--------|----|----|----|---------|----|----|----|----|
| a3 | a2 | a1 | a0 | c0 | s3 | s2 | s1 | s0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |



Could design using combinational design process, but smaller design uses carry-ripple, only need half-adders

Comparators

– 교재 4장 4절




Comparators

- *N-bit equality comparator*: Outputs 1 if two N-bit numbers are equal

- 4-bit equality comparator with inputs A and B

- a_3 must equal b_3 , $a_2 = b_2$, $a_1 = b_1$, $a_0 = b_0$
 - Two bits are equal if both 1, or both 0
 - $eq = (a_3b_3 + a_3'b_3') * (a_2b_2 + a_2'b_2') * (a_1b_1 + a_1'b_1') * (a_0b_0 + a_0'b_0')$
 - Note that function inside parentheses is XNOR
 - $eq = (a_3 \text{ xnor } b_3) * (a_2 \text{ xnor } b_2) * (a_1 \text{ xnor } b_1) * (a_0 \text{ xnor } b_0)$

$0110 = 0111$?



Magnitude Comparator

- *N-bit magnitude comparator*: Two N-bit inputs A and B, outputs whether $A > B$, $A = B$, or $A < B$, for
 - How design? Consider comparing by hand.
 - First compare a_3 and b_3 . If equal, compare a_2 and b_2 . And so on.
 - Stop if comparison not equal (the two bits are 0 and 1, or 1 and 0)—whichever of A or B has the 1 is thus greater. If never see unequal bit pair, then $A = B$.

$$A = 1011 \quad B = 1001$$

1011 1001 Equal

1011 1001 Equal


1011 1001 **Not equal**

So $A > B$


Magnitude Comparator

By-hand example leads to idea for design


- Start at left, compare each bit pair, pass results to the right
- Each bit pair called a *stage*
- Each stage has 3 inputs taking results of higher stage, outputs new results to lower stage



^a How design each stage?



Magnitude Comparator



■ Each stage:



- $out_{gt} = in_{gt} + (in_{eq} * a * b')$
 - A>B if already determined in higher stage, or if higher stages equal but in this stage $a=1$ and $b=0$
- $out_{lt} = in_{lt} + (in_{eq} * a' * b)$
 - A<B if already determined in higher stage, or if higher stages equal but in this stage $a=0$ and $b=1$
- $out_{eq} = in_{eq} * (a \text{ XNOR } b)$
 - A=B (so far) if already determined in higher stage and in this stage $a=b$ too
- Simple circuit inside each stage, just a few gates (not shown)

Magnitude Comparator

■ How does it work?


Ieq=1 causes this stage to compare

$1011 = 1001$?




Magnitude Comparator

$1011 = 1001$?



(c)




(d)

- Final answer appears on the right
- Takes time for answer to “ripple” from left to right
- Thus called “carry-ripple style” after the carry-ripple adder

➤ Even though there's no “carry” involved

Magnitude Comparator Example: Minimum of Two Numbers

- Design a combinational component that computes the minimum of two 8-bit numbers
 - Solution: Use 8-bit magnitude comparator and 8-bit 2x1 mux
 - If $A < B$, pass A through mux. Else, pass B.



Multiplier

- Array Style

교재 4장 5절

Multiplier – Array Style

- Can build multiplier that mimics multiplication by hand

- Notice that multiplying multiplicand by 1 is same as

| | |
|----------|--|
| 0110 | (the top number is called the <i>multiplicand</i>) |
| 0011 | (the bottom number is called the <i>multiplier</i>) |
| ---- | (each row below is called a <i>partial product</i>) |
| 0110 | (because the rightmost bit of the multiplier is 1, and $0110*1=0110$) |
| 0110 | (because the second bit of the multiplier is 1, and $0110*1=0110$) |
| 0000 | (because the third bit of the multiplier is 0, and $0110*0=0000$) |
| +0000 | (because the leftmost bit of the multiplier is 0, and $0110*0=0000$) |
| ----- | |
| 00010010 | (the <i>product</i> is the sum of all the partial products: 18, which is $6*3$) |


Multiplier – Array Style

- Generalized representation of multiplication by hand

$$\begin{array}{r} & a_3 & a_2 & a_1 & a_0 \\ \times & b_3 & b_2 & b_1 & b_0 \\ \hline & b_0a_3 & b_0a_2 & b_0a_1 & b_0a_0 & (pp1) \\ & b_1a_3 & b_1a_2 & b_1a_1 & b_1a_0 & 0 & (pp2) \\ & b_2a_3 & b_2a_2 & b_2a_1 & b_2a_0 & 0 & 0 & (pp3) \\ + & b_3a_3 & b_3a_2 & b_3a_1 & b_3a_0 & 0 & 0 & 0 & (pp4) \\ \hline & p_7 & p_6 & p_5 & p_4 & p_3 & p_2 & p_1 & p_0 \end{array}$$

Multiplier – Array Style

Multiplier design – array of AND gates



Subtractors and Signed Numbers


교재 4장 6절

Subtractors and Signed Numbers

■ Can build subtractor as we built carry-ripple adder

- Mimic subtraction by hand
- Compute the borrows from columns on left
 - Use full-subtractor component:
 - w_i is borrow by column on right, w_o borrow from column on left


$$\begin{array}{r}
 \begin{array}{ccccccc}
 & & & \text{1st column} & & \text{2nd column} & & \text{3rd column} & & \text{4th column} \\
 & 1 & 0 & & 1 & 0 & & 1 & 0 & & 1 & 0 & & 1 & 0 & \\
 & - & 0 & 1 & 1 & 1 & & - & 0 & 1 & 1 & 1 & & - & 0 & 1 & 1 & 1 & & - & 0 & 1 & 1 & 1 & \\
 & & & \hline & & & & & \hline & & & & & & & \hline & & & & & & & \hline & & & & & & & & \\
 & & & 1 & & & & & 1 & & & & & & & & & & & & & & & & & & \\
 & \\
 \end{array} & \\
 \end{array}$$



Subtractor Example: DIP-Switch Based Adding/Subtracting Calculator

■ Extend earlier calculator example

- Switch f indicates whether want to add ($f=0$) or subtract ($f=1$)
 - Use subtractor and 2×1 mux



Subtractor Example: Color Space Converter – RGB to CMYK

■ Color


- Often represented as weights of three colors: red, green, and blue (RGB)
 - Perhaps 8 bits each (0–255), so specific color is 24 bits
 - White: R=11111111 (255), G=11111111, B=11111111
 - Black: R=00000000, G=00000000, B=00000000
 - Other colors: values in between, e.g., R=00111111, G=00000000, B=00001111 would be a reddish purple
- Good for computer monitors, which mix red, green, and blue lights to form colors



- Printers use opposite color scheme
 - Because inks *absorb* light
 - Use complementary colors of RGB: Cyan (absorbs red), reflects green and blue, Magenta (absorbs green), and Yellow (absorbs blue)

Subtractor Example: Color Space Converter – RGB to CMYK

- Printers must quickly convert RGB to CMY
 - $C=255-R$, $M=255-G$, $Y=255-B$
 - Use subtractors as shown




Subtractor Example: Color Space Converter – RGB to CMYK

- Try to save colored inks
 - Expensive
 - Imperfect – mixing C, M, Y doesn't yield good-looking black
- Solution: Factor out the black or gray from the color, print that part using black ink
 - e.g., CMY of (250,200,200) = (200,200,200) + (50,0,0).
 - (200,200,200) is a dark gray – use black ink



Subtractor Example: Color Space Converter – RGB to CMYK

- Call black part K
 - (200,200,200): K=200
 - (Letter “B” already used for blue)
- Compute minimum of C, M, Y values
 - Use MIN component designed earlier, using comparator and mux, to compute K
 - Output resulting K value, and subtract K value from C, M, and Y values
 - Ex: Input of (250,200,200) yields output of (50,0,0,200)



Representing Negative Numbers: Two's Complement

■ Negative numbers common

- How represent in binary?

■ Signed-magnitude

- Use leftmost bit for sign bit

- So -5 would be:

- 1101 using four bits

- 10000101 using eight bits

■ Better way: Two's complement

- Big advantage: Allows us to perform subtraction using addition

- Thus, only need adder component, no need for separate subtractor component

Ten's Complement

- Before introducing two's complement, let's consider ten's complement



- But, be aware that computers DO NOT USE TEN'S COMPLEMENT. Introduced for intuition only.
- Complements for each base ten number shown to right. Complement is the number that when added results in 10

| | | |
|---|---|---|
| 1 | → | 9 |
| 2 | → | 8 |
| 3 | → | 7 |
| 4 | → | 6 |
| 5 | → | 5 |
| 6 | → | 4 |
| 7 | → | 3 |
| 8 | → | 2 |
| 9 | → | 1 |

Ten's Complement

■ Nice feature of ten's complement

- Instead of subtracting a number, adding its complement results in answer exactly 10 too much
- So just drop the 1 – results in subtracting using addition only



Adding the complement results in an answer that is exactly 10 too much – dropping the tens column gives the right answer.

Two's Complement is Easy to Compute: Just Invert Bits and Add 1

- Hold on!
 - Sure, adding the ten's complement achieves subtraction using addition only
 - But don't we have to perform *subtraction* to have determined the complement in the first place? E.g., we only know that the complement of 4 is 6 by subtracting $10-4=6$ in the first place.
- True. But in binary, it turns out that the two's complement can be computed easily
 - Two's complement of 011 is 101, because $011 + 101 = 1000$
 - Could compute complement of 011 as $1000 - 011 = 101$
 - Easier method: Just invert all the bits, and add 1
 - The complement of 011 is $100 + 1 = 101$. It works!

Q: What is the two's complement of 0101? A: $1010 + 1 = 1011$
(check: $0101 + 1011 = 10000$)

Q: What is the two's complement of 0011? A: $1100 + 1 = 1101$

Two's Complement

■ Two's complement can represent negative numbers

- Suppose have 4 bits
- Positive numbers 0 to 7: 0000 to 0111
- Negative numbers
 - -1: Take two's complement of 1:
 $0001 \rightarrow 1110 + 1 = 1111$
 - -2: $0010 \rightarrow 1101 + 1 = 1110 \dots$
 - -8: $1000 \rightarrow 0111 + 1 = 1000$
 - So -1 to -8: 1111 to 1000

- Leftmost bit indicates sign of number, known as *sign bit*. 1 means negative.

■ Signed vs. unsigned N-bit number

- Unsigned: 0 to $2^N - 1$
 - Ex. Unsigned 8-bit: 0 to 255
- Signed (two's complement): -2^{N-1} to $2^{N-1} - 1$
 - Ex. Signed 8-bit: -128 to 127


Quick method to determine magnitude of negative number—
4-bit: subtract right 3 bits from 8.
Ex. 1110: $-(8 - 6) = -2$

Or just take two's complement again:
 $1110 \rightarrow -(0001 + 1) = -0010 = -2$

Two's Complement Subtractor Built with an Adder

- Using two's complement


$$\begin{aligned} A - B &= A + (-B) \\ &= A + (\text{two's complement of } B) \\ &= A + \text{invert_bits}(B) + 1 \end{aligned}$$



- So build subtractor using adder by inverting B's bits, and setting carry in to 1



Adder/Subtractor

- Adder/subtractor:
control input
determines whether
add or subtract
 - Can use 2x1 mux –
sub input passes
either B or inverted B
 - Alternatively, can use
XOR gates – if sub
input is 0, B's bits
pass through; if sub
input is 1, XOR inverts
B's bits



Adder/Subtractor Example: Calculator

- Previous calculator used separate adder and subtractor
- Improve by using adder/subtractor, and two's complement numbers



Overflow

- Sometimes result can't be represented with given number of bits
 - Either too large magnitude of positive or negative
 - Ex. 4-bit two's complement addition of $0111+0001$ ($7+1=8$). But 4-bit two's complement can't represent number >7
 - $0111+0001 = 1000$ WRONG answer, 1000 in two's complement is -8 , not $+8$
 - Adder/subtractor should indicate when overflow has occurred, so result can be discarded

Detecting Overflow: Method 1

- For two's complement numbers, overflow occurs when the two numbers' sign bits are the same but differ from the result's sign bit
 - If the two numbers' sign bits are initially different, overflow is impossible
 - Adding positive and negative can't exceed largest magnitude positive or negative
- Simple overflow detection circuit for 4-bit adder
 - $\text{overflow} = a_3'b_3's_3 + a_3b_3s_3$
 - Include "overflow" output bit on adder/subtractor sign bits

$$\begin{array}{r} 0111 \\ + 001 \\ \hline 1000 \end{array} \quad \begin{array}{r} 1111 \\ + 1000 \\ \hline 0111 \end{array} \quad \begin{array}{r} 1000 \\ + 0111 \\ \hline 1111 \end{array}$$

(a) overflow (b) overflow (c) no overflow

If the numbers' sign bits have the same value, which differs from the result's sign bit, overflow has occurred.

Detecting Overflow: Method 2

- Even simpler method: Detect difference between carry-in to sign bit and carry-out from sign bit
- Yields simpler circuit: $\text{overflow} = c_3 \text{ xor } c_4$

$$\begin{array}{r} 1 & 1 & 1 \\ 0 & 1 & 1 & 1 \\ + 0 & 0 & 0 & 1 \\ \hline 0 & 1 & 0 & 0 & 0 \end{array} \quad \begin{array}{r} 0 & 0 & 0 \\ 1 & 1 & 1 & 1 \\ + 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 1 & 1 & 1 \end{array} \quad \begin{array}{r} 0 & 0 & 0 \\ 1 & 0 & 0 & 0 \\ + 0 & 1 & 1 & 1 \\ \hline 0 & 1 & 1 & 1 & 1 \end{array}$$

(a) overflow (b) overflow (c) no overflow

If the carry into the sign bit column differs from the carry out of that column, overflow has occurred.

9th week Homework

- 4.3, 4.6, 4.15, 4.24