

sc\_core::sc\_module

```
graph BT; A[sc_core::sc_module] --> B[SyscLogicGate< N, W >]; B --> C[SyscXor< N, W >];
```

SyscLogicGate< N, W >

SyscXor< N, W >