```
< tlm fw transport if<> >
                                                                         sc_core::sc_export
                                                                         < bw_interface_type >
                                                                     sc_core::sc_export
                                                                     < tlm_fw_transport_if
                                                                     < tlm_base_protocol_types > >
                                                                        sc_core::sc_export
                                                                        < tlm_fw_transport_if
                                                                        < tlm::tlm_base_protocol
                                                                              types > >
                                                                          sc_core::sc_export
                                                                          < tlm_fw_transport_if
                                                                             < TYPES > >
                                                                          sc_core::sc_export
                                                                           < tlm::tlm_fifo_get
                                                                             _if< REQ > >
                                                                          sc_core::sc_export
                                                                          < tlm::tlm_fifo_put
                              tlm_utils::peq_with
                                                                             _if< RSP > >
                              _get< transaction_type >
                                                                          sc_core::sc_export
                             sc_core::sc_export_base
                                                                          < tlm::tlm_fifo_put
                                                                             _if< REQ > >
                                                                          sc_core::sc_export
                                                                           < tlm::tlm_fifo_get
                                                                             _if< RSP > >
                                                                          sc_core::sc_export
                                                                          < tlm::tlm_master_if
                                                                           < REQ, RSP > >
                                                                          sc_core::sc_export
                                                                          < tlm::tlm_slave_if
                                                                           < REQ, RSP > >
                                                                          sc_core::sc_export
                                                                          < tlm::tlm_transport
                                                                           _if< REQ, RSP > >
                                                                          sc_core::sc_export
                                                                                 < IF >
                                                                   SyscFlexInt< DEFAULT
                                                                   _CLKEDGE, DEFAULT_FLEXINT >
                                                                       SyscFlexInt< CLKEDGE,
                                                                               FLEXINT >
                                                                         SyscLogicGate< 2, 1 >
                                                                         SyscLogicGate< 1, 1 >
                                                                        SyscLogicGate< N, W >
                                                                       SyscLogicGate_pv< 2, 1 >
                                                                           SyscTerminal< 1 >
                                                                      tlm::tlm_req_rsp_channel
                                                                      < REQ, RSP, tlm_fifo< REQ
                                sc_core::sc_module
                                                                          >, tlm_fifo< RSP > >
                                                                       SyscFlexInt< CLKEDGE,
                                                                               FLEXINT >
                                                                        SyscLogicGate< N, W >
                                                                      SyscLogicGate_pv< N, W >
                                                                          SyscTerminal< W >
                                                                       sc_core::sc_event_queue
                                                                     tlm::tlm_req_rsp_channel
                                                                     < REQ, RSP, REQ_CHANNEL,
                                                                           RSP_CHANNEL >
                                                                       tlm::tlm_slave_to_transport
                                                                             < REQ, RSP >
                                                                  tlm::tlm_transport
                                                                   _channel< REQ, RSP,
                                                                   REQ_CHANNEL, RSP_CHANNEL >
                                                                       tlm::tlm_transport
                                                                       _to_master< REQ, RSP >
                                                                          sc core::sc port b
                                                                         < sc_signal_in_if< sc
                                                                             _dt::sc_lv > >
                                 sc_core::sc_mutex
                                                                          sc_core::sc_port_b
                                                                          < sc_signal_inout_if
                               sc_core::sc_port_base
                                                                           < sc_dt::sc_lv > >
                             sc_core::sc_prim_channel
                                                                          sc_core::sc_port_b
sc_core::sc_object
                                                                          < sc_fifo_in_if< T > >
                               sc_core::sc_process_b
                                                                         sc_core::sc_port_b
                                                                         < sc_fifo_out_if< T > >
                               sc_core::sc_semaphore
                                                                        sc_core::sc_port_b
                              sc_core::sc_vector_base
                                                                        < sc_signal_in_if< T > >
                             tlm::tlm analysis port< T>
                                                                       sc_core::sc_port_b
                                                                       < sc_signal_in_if< bool > >
                             tlm_utils::peq_with
                             _cb_and_phase< OWNER,
                                      TYPES >
                                 tlm_utils::peq_with
```

\_get< PAYLOAD >

sc\_core::sc\_export