

sc\_core::sc\_module

```
graph BT; A[SyscNand< N, W >] --> B[SyscLogicGate< N, W >]; B --> C[sc_core::sc_module];
```

SyscLogicGate< N, W >

SyscNand< N, W >