

sc_core::sc_module

```
graph BT; A[sc_core::sc_module] --> B[SyscLogicGate< N, W >]; B --> C[SyscNand< N, W >];
```

SyscLogicGate< N, W >

SyscNand< N, W >