JL7016M Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: 1.2

Date: 2022.09.20



JL7016M Features

CPU

- 32bit Dual-Core DSP
- Maximum speed 160MHz
- 32KB ICache and 16KB DCache
- IEEE754 Single precision FPU
- Mathematical accelerate engine
- Interrupts with 8 priority level

Memory

- On-chip 640KB SRAM
- Support MMU
- Built-In Flash

Clocks

- On-chip 16 MHz clock oscillator
- On-chip 200 kHz lower-temperature-drift clock oscillator
- 24 MHz crystal oscillator

DSP Audio Processing

- SBC, AAC Audio decodes supported for BT audio
- mSBC voice codec supported for BT phone
- Supports MP2, MP3, WMA, APE, FLAC, AAC, MP4, M4A, WAV, AIF, AIFC audio decoding
- Packet Loss Concealment (PLC) for voice processing
- Single/Dual MIC Environmental Noise Cancellation (ENC)
- Multi-band DRC limiter
- Multi-band EQ configuration for voice Effects

Audio Codec

- Two channels 24-bit DAC, $SNR \ge 104dB$
- Two channels 24-bit ADC, $SNR \ge 95 dB$
- Audio DAC Sampling rates of 8kHz/11.025kHz/16kHz/22.05kHz/24kHz/ 32kHz/44.1kHz/48kHz/64kHz/88.2kHz/ 96kHz are supported

- Audio ADC Sampling rates of 8kHz/11.025kHz/16kHz/22.05kHz/24kHz/32 kHz/44.1kHz/48kHz are supported
- Support four digital/analog MIC inputs
- Two channels analog audio inputs
- Audio DAC supports differential cap-less mode or single-ended mode
- Direct drive 16ohm/32ohm Speaker loading

Bluetooth

- Compliant with Bluetooth
 V5.3+BR+EDR+BLE specification
- Support AoA/AoD direction finding
- Support LE audio BIS/CIS full function
- Meet class2 and class3 transmitting power requirement
- Maximum +9dbm transmitting power
- EDR receiver with -95dBm sensitivity
- Support a2dp\avctp\avdtp\avrcp\hfp\spp\smp\ att\gap\gatt\rfcomm\sdp\l2cap profile
- bap 1.0\pacs 1.0\ccp 1.0\mcp 1.0\micp1.0\vcp 1.0\csip 1.0
- a2dp 1.3.2\avctp 1.4\avdtp 1.3\ avrcp 1.6.2\hfp 1.8 \spp 1.2\rfcomm 1.1\pnp 1.3\hid 1.1.1\sdp core5.3\l2cap core 5.3

Peripherals

- One full speed USB OTG controller
- One SD host controller for eMMC/SD
- Six multi-function 32-bit timers, support capture and PWM mode
- Four UART interface, UART0,UART1&UART2 support DMA
- I2C Master/Slave interface
- SPI Master/Slave interface
- I2S Master/Slave interface
- ODEC
- Low power CapSense
- 13-channel 10-bit ADC for analog sampling
- 4-channel Motor PWM controller



- 16 Individually programmable and multiplexed GPIO pins
- Up to 12 external interrupt/wake-up source(low power available,can be multiplexed to any I/O)

PMU

- Built-in lithium battery charging manager,up to 200mA charging current
- Built-in LDO and Buck DC-DC converter
- Less than 2uA sleep current
- VPWR range : 4.5V to 5.5V
- VBAT range : 2.2V to 4.5V

IOVDD range: 2.2V to 3.6V

Packages

QFN32(4mm*4mm)

Temperature

- Operating temperature: -40°C to +85°C
- Storage temperature: -65°C to +150°C

Applications

- Wireless microphone
- Bluetooth Stereo Headsets and Headphones
- Bluetooth TWS Earphones



1 Block Diagram




Figure 1-1 JL7016M Block Diagram



2 Pin Definition

2.1 Pin Assignment




Figure 2-1 JL7016M Package Diagram



2.2 Pin Description

Table 2-1 JL7016M Pin Description

PIN NO.	Name	Туре	Function	Other Function		
1	AVSS	G		Audio analog ground;		
2	NC					
	HPVDD	PI		Audio power;		
3	IOVDD	РО		Built-in linear voltage regulator output;		
				MICIN2: MIC2 Input Channel 2;		
4	PG8	I/O	GPIO	MIC2_P: Different MIC2 Positive;		
				AMUX_C0:Analog Channel C0 input;		
				MIC_BIAS2: MIC2 Bias Output(Built-in resistor);		
5	PG7	I/O	GPIO	MIC2_N: Different MIC2 Negative;		
3	107	1/0	GHO	AMUX_C1: Analog Channel C1 input;		
				ADC15: ADC Input Channel 15;		
				MIC_BIAS3: MIC3 Bias Output(Built-in resistor);		
				MIC3_N: Different MIC3 Negative;		
6	PG5	I/O	GPIO	AMUX_D1:Analog Channel D1 input;		
			A Comment of the	ADC14: ADC Input Channel 14;		
			TMR3CK: PWM Timer3 CLK In;			
7	PGND	G		The ground of Buck DC-DC converter;		
8	SW	PO		Switch signal of the Buck converter, connected to inductor;		
9	VBAT	P		Battery interface;		
	100	1	2,	Charging Power Input;		
		1 1 1		High Voltage Resistance I/O;		
	VPWR	PI	GPIO	UARTOTXB: Uart0 Data Out(B);		
10	(PP0)	(I/O)	(High Voltage Input)			
	(110)	(1/0)	(Tright voltage input)	UART0RXB: Uart0 Data In(B); PWM3: Timer3 PWM Output;		
			1 to	CAP1: Timer1 Capture;		
				CAI 1. Timer Capture,		
11	DCVDD	P		Internal Power;		
			GPIO	SPI4DOA: SPI4 Data Out(A);		
12	PB3	I/O	(High Voltage Input)	Q-decoder0_1: Quadrature decoder0_1;		
			(Tilgii Voltage ilipat)	UART3RXA: Uart3 Data In(A);		
				LP_Touch2: Low Power Touch Channel 2;		
				SPI4CLKA: SPI4 Clock(A);		
13	13 PB2 I/O GPIO		GPIO	Q-decoder0_0: Quadrature decoder0_0;		
13	1 102	"0	(High Voltage Input)	ADC7: ADC Input Channel 7;		
				UART3TXA: Uart3 Data Out(A);		
				CAP5: Timer5 Capture;		



14					Hold down 0 to reset;
Chigh Voltage Input ADC6: ADC Input Channel 6;	14 PB1 I/O		GPIO	, and the second	
15	14	PBI	1/0	(High Voltage Input)	_
15				GDIO	
16 BTRF	15	PB0	I/O		
17 VSS				(High Voltage Input)	, and the second
18	16	BTRF	RFI		Bluetooth RF antenna interface;
19	17	VSS	G		System Ground
SPI0_DAT2C: SPI0_Data2(C); SD0_CLKA: SD0_Clock(A); SPI1DOB: SPI1_Data_Out(B); IIC0_SDA_B: fiC0_SDA(B); ALNK_DAT3(B): Audio_Link_Data3(B); ALNK_DAT3(B): Audio_Link_Data3(B); ALNK_DAT3(B): Audio_Link_Data3(B); ADCS: ADC_Input Channel 5; UART2RXA: Uart2_Data_In(A); SPI0_DIC: SPI0_Data_In(C); SD0CMDA: SD0_CMD(A); SPI1CLKB: SPI1_Clock(B); IIC0_SCL_B: IIC0_SCL(B); ALNK_DAT2B: Audio_Link_Data2(B); ADC4: ADC_Input Channel 4; UART2TXA: Uart2_Data_Out(A); PWM4: Timer4_PWM_Output; SPI0_CSC: SPI0_Chip_Select(C); SD0DATOA: SD0_Data_Out(A); SPI1DIB: SPI1_Data_In(B); ALNK_LRCKB: Audio_Link_Word_Select(B); TMR3: Timer3_Clock_Input; SPI0_DOC: SPI0_Data_Out(C); ALNK_SCLKB: Audio_Link_Serial_Clock(B); TMR1: Timer1_Clock_Input; SPI2_DOB: SPI2_Data_Out(B); IIC0_SDA_A: IIC0_SDA(A); ADC11: ADC_Input_Channel_11; UART1RXB: Uart1_Data_In(B); SDTAP_CLKB: SDTAP_CLK(B); SPI2_CLKB: SDTAP_CLK(B)	18	XOSCI	I		System Crystal Oscillator Input;
SDO_CLKA: SD0 Clock(A); SPI1DOB: SPI1 Data Out(B); IIC0_SDA_B: IIC0_SDA(B); ALNK_DAT3(B): Audio Link Data3(B); AUNK_DAT3(B): Audio Link Data3(B); AUNK_DAT3(B): Audio Link Data3(B); AUNK_DAT3(B): Audio Link Data3(B); AUNK_DAT3(B): AURIZENA; Uart2 Data In(C); SD0CMDA: SD0 CMD(A); SPI1CLKB: SPI1 Clock(B); IIC0_SCL_B: IIC0_SCL(B); ALNK_DAT2B: Audio Link Data2(B); ADC4: ADC Input Channel 4; UART2TXA: Uart2 Data Out(A); PWM4: Timer4 PWM Output; SPI0_CSC: SPI0_Chip Select(C); SD0DATOA: SD0 Data Out(A); SPI1DIB: SPI1 Data In(B); ALNK_LRCKB: Audio Link Word Select(B); TMR3: Timer3 Clock Input; SPI0_DOC: SPI0 Data Out(C); ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0_SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP_CLK(B); SPI2CLKB: SDTAP_CLK(B); SPI2CLKB: SDTAP_CLK(B); SPI2CLKB: SDTAP_CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0_SCL(A); IIC0_SCL_A: IIC0_SCL_A	19	XOSCO	О		System Crystal Oscillator Output;
SPI1DOB: SPI1 Data Out(B); IIC0_SDA_B: IIC0_SDA(B); ALNK_DAT3(B): Audio Link Data3(B); ADC5: ADC Input Channel 5; UART2RXA: Uart2 Data In(A); SPI0_DIC: SPI0 Data In(C); SD0CMDA: SD0 CMD(A); SPI1CLKB: SPI1 Clock(B); IIC0_SCL_B: IIC0_SCL(B); ALNK_DAT2B: Audio Link Data2(B); ADC4: ADC Input Channel 4; UART2TXA: Uart2 Data Out(A); PWM4: Timer4 PWM Output; SPI0_CSC: SPI0 Chip Select(C); SD0DATOA: SD0 Data Out(A); SPI1DIB: SPI1 Data In(B); ALNK_LRCKB: Audio Link Word Select(B); TMR3: Timer3 Clock Input; SPI0_DC: SPI0 Data Out(C); ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SPI0_DC: SPI0_DATB: SDTAP_DATB: SDTAP_DATB: SDTAP_DATB: SDTAP_Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP_CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0_SCL(A); IIC0_SCL_A:					SPI0_DAT2C: SPI0 Data2(C);
20					SD0_CLKA: SD0 Clock(A);
ALNK_DAT3(B): Audio Link Data3(B); ADC5: ADC Input Channel 5; UART2RXA: Uart2 Data In(A); SPI0_DIC: SPI0_Data In(C); SD0CMDA: SD0 CMD(A); SPI1CLKB: SPI1 Clock(B); IIC0_SCL_B: IIC0_SCL(B); ALNK_DAT2B: Audio Link Data2(B); ADC4: ADC Input Channel 4; UART2TXA: Uart2 Data Out(A); PWM4: Timer4 PWM Output; SPI0_CSC: SPI0 Chip Select(C); SD0DATOA: SD0 Data Out(A); SPI1DIB: SPI1 Data In(B); ALNK_LRCKB: Audio Link Word Select(B); TMR3: Timer3 Clock Input; SPI0_DOC: SPI0 Data Out(C); ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SDTAP_DATB: SDTAP Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);					SPI1DOB: SPI1 Data Out(B);
ADC5: ADC Input Channel 5;	20	PC5	I/O	GPIO	IIC0_SDA_B: IIC0 SDA(B);
UART2RXA; Uart2 Data In(A); SPI0_DIC: SPI0 Data In(C); SD0CMDA: SD0 CMD(A); SPI1CLKB: SPI1 Clock(B); IIC0_SCL_B; IIC0_SCL(B); ALNK_DAT2B: Audio Link Data2(B); ADC4: ADC Input Channel 4; UART2TXA: Uart2 Data Out(A); PWM4: Timer4 PWM Output; SPI0_CSC: SPI0 Chip Select(C); SD0DATOA: SD0 Data Out(A); SPI1DIB: SPI1 Data In(B); ALNK_LRCKB: Audio Link Word Select(B); TMR3: Timer3 Clock Input; SPI0_DOC: SPI0 Data Out(C); ALNK_SCLKB: Audio Link Word Select(B); TMR1: Timer1 Clock Input; SPI2DOB: SPI2 Data Out(C); ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SDTAP_DATB: SDTAP Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0_SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0_SCL(A); IIC0_SCL_A: IIC0_SCL(A);					ALNK_DAT3(B): Audio Link Data3(B);
PC4					ADC5: ADC Input Channel 5;
PC4					UART2RXA: Uart2 Data In(A);
PC4					SPI0_DIC: SPI0 Data In(C);
PC4					SD0CMDA: SD0 CMD(A);
21 PC4 I/O GPIO ALNK_DAT2B: Audio Link Data2(B); ADC4: ADC Input Channel 4; UART2TXA: Uart2 Data Out(A); PWM4: Timer4 PWM Output; SPI0_CSC: SPI0 Chip Select(C); SD0DATOA: SD0 Data Out(A); SPI1DIB: SPI1 Data In(B); ALNK_LRCKB: Audio Link Word Select(B); TMR3: Timer3 Clock Input; SPI0_DOC: SPI0 Data Out(C); ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SDTAP_DATB: SDTAP Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);					SPI1CLKB: SPI1 Clock(B);
21 PC4 I/O GPIO ALNK_DAT2B: Audio Link Data2(B); ADC4: ADC Input Channel 4; UART2TXA: Uart2 Data Out(A); PWM4: Timer4 PWM Output; SPI0_CSC: SPI0 Chip Select(C); SD0DATOA: SD0 Data Out(A); SPI1DIB: SPI1 Data In(B); ALNK_LRCKB: Audio Link Word Select(B); TMR3: Timer3 Clock Input; SPI0_DOC: SPI0 Data Out(C); ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SDTAP_DATB: SDTAP Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);			PC4 I/O		IIC0 SCL B: IIC0 SCL(B);
ADC4: ADC Input Channel 4; UART2TXA: Uart2 Data Out(A); PWM4: Timer4 PWM Output; SPI0_CSC: SPI0 Chip Select(C); SD0DATOA: SD0 Data Out(A); SPI1DIB: SPI1 Data In(B); ALNK_LRCKB: Audio Link Word Select(B); TMR3: Timer3 Clock Input; SPI0_DOC: SPI0 Data Out(C); ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SDTAP_DATB: SDTAP Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);	21	PC4		GPIO	
UART2TXA: Uart2 Data Out(A); PWM4: Timer4 PWM Output; SPI0_CSC: SPI0 Chip Select(C); SD0DATOA: SD0 Data Out(A); SPI1DIB: SPI1 Data In(B); ALNK_LRCKB: Audio Link Word Select(B); TMR3: Timer3 Clock Input; SPI0_DOC: SPI0 Data Out(C); ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SDTAP_DATB: SDTAP Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);					
PWM4: Timer4 PWM Output; SPI0_CSC: SPI0 Chip Select(C); SD0DATOA: SD0 Data Out(A); SPI1DIB: SPI1 Data In(B); ALNK_LRCKB: Audio Link Word Select(B); TMR3: Timer3 Clock Input; SPI0_DOC: SPI0 Data Out(C); ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SDTAP_DATB: SDTAP Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A); IIC0_SCL_A: IIC0 SCL(A);					
SD0DATOA: SD0 Data Out(A); SP11DIB: SP11 Data In(B); ALNK_LRCKB: Audio Link Word Select(B); TMR3: Timer3 Clock Input; SP10_DOC: SP10 Data Out(C); ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SDTAP_DATB: SDTAP Data(B); SP12DOB: SP12 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SP12CLKB: SP12 Clock(B); IIC0_SCL_A: IIC0 SCL(A);					
PC3 I/O GPIO SPI1DIB: SPI1 Data In(B); ALNK_LRCKB: Audio Link Word Select(B); TMR3: Timer3 Clock Input; SPI0_DOC: SPI0 Data Out(C); ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SDTAP_DATB: SDTAP Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);			14 1		SPI0 CSC: SPI0 Chip Select(C);
ALNK_LRCKB: Audio Link Word Select(B); TMR3: Timer3 Clock Input; SPI0_DOC: SPI0 Data Out(C); ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SDTAP_DATB: SDTAP Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);			3/6	2,	SD0DATOA: SD0 Data Out(A);
TMR3: Timer3 Clock Input; SPI0_DOC: SPI0 Data Out(C); ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SDTAP_DATB: SDTAP Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);	22	PC3	I/O	GPIO	SPI1DIB: SPI1 Data In(B);
TMR3: Timer3 Clock Input; SPI0_DOC: SPI0 Data Out(C); ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SDTAP_DATB: SDTAP Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);					ALNK LRCKB: Audio Link Word Select(B);
PC2 I/O GPIO ALNK_SCLKB: Audio Link Serial Clock(B); TMR1: Timer1 Clock Input; SDTAP_DATB: SDTAP Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);			A. Sh		TMR3: Timer3 Clock Input;
TMR1: Timer1 Clock Input; SDTAP_DATB: SDTAP Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);			1		SPI0_DOC: SPI0 Data Out(C);
24 USBDM I/O USB Negative Data (pull down) USB Negative Data (pull down) SDTAP_DATB: SDTAP Data(B); SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);	23	PC2	I/O	GPIO	
USBDM I/O USB Negative Data (pull down) SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);			A STATE OF THE STA		TMR1: Timer1 Clock Input;
USBDM I/O USB Negative Data (pull down) SPI2DOB: SPI2 Data Out(B); IIC0_SDA_A: IIC0 SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);					SDTAP_DATB: SDTAP Data(B);
24 USBDM I/O (pull down) IICO_SDA_A: IICO SDA(A); ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IICO_SCL_A: IICO SCL(A);					
ADC11: ADC Input Channel 11; UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);	24	USBDM	I/O	_	IIC0_SDA_A: IIC0 SDA(A);
UART1RXB: Uart1 Data In(B); SDTAP_CLKB: SDTAP CLK(B); SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);				(pull down)	ADC11: ADC Input Channel 11;
USB Positive Data USBDP I/O USB Positive Data (pull down) SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);					_
USB Positive Data USBDP I/O USB Positive Data (pull down) SPI2CLKB: SPI2 Clock(B); IIC0_SCL_A: IIC0 SCL(A);					SDTAP_CLKB: SDTAP CLK(B);
25 USBDP I/O IIC0_SCL_A: IIC0 SCL(A);				Hab b 5	
(pull down) ADC10: ADC Input Channel 10;	25	USBDP	I/O		IIC0_SCL_A: IIC0 SCL(A);
				(pull down)	ADC10: ADC Input Channel 10;
UART1TXB: Uart1 Data Out(B);					



				MIC_BIAS0: MIC0 Bias Output(Built-in resistor);
				MICO_N: Different MICO Negative;
				AMUX_A1:Analog Channel A1 input;
26	DAO	1/0	CDIO	CLKOUT1: Clock Out1;
26	PA2	I/O	GPIO	SPI1CLKA: SPI1 Clock(A);
				ALNK_MCLKA: ALNK Master Clock(A);
				UART1RXA: Uart1 Data In(A);
				CAP3: Timer3 Capture;
				MICIN0: MIC0 Input Channel 0;
		I/O	GPIO	MICO_P: Different MICO Positive;
27	PA1			AMUX_A0:Analog Channel A0 input;
21	FAI			SPI1DIA: SPI1 Data In(A);
				UART1TXA: Uart1 Data Out(A);
				PWM0: Timer0 PWM Output;
28	DACLP	AO		Left channel audio output positive;
29	DACRP	AO		Right channel audio output positive;
30	NC	P		
31	NC	P		W. 1/(O)
32	VCM	P		Audio analog reference bias;
PAD	VSS	G		System Ground;

Pin Type	Description	Pin Type	Description
P	Power	I/O	Input or Output
PO	Power Output	I	Input
PI	Power Input	0	Output
G	Ground	RFI	Radio frequency interface
AO	Analog Output		



3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	4.5	V
VPWR	Charger Voltage	-0.3	6	V
V _{IOVDD}	Voltage applied at IOVDD	-0.3	3.6	V
$ m V_{GPIO}$	Voltage applied to GPIO	-0.3	IOVDD+0.3	V
V _{HVIO}	Voltage applied to High Voltage Resistant IO	-0.3	+5.5	V
V_{HPVDD}	Voltage applied at HPVDD	-0.3	+3	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

3.2 PMU Characteristics

Table 3-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	4.4	V	
VPWR	Charger supply Voltage	4.5	5.0	5.5	V	
Operating mod	le					
IOVDD	Voltage output	_	3.0		V	VBAT = 4.2V, 10mA loading
IOVDD	Loading current	_	_	200	mA	IOVDD=3.2V@VBAT=3.5V
4	Voltage output	_	1.25	_	V	IOVDD=3.0V, 10mA loading
DCVDD		_		100	mA	DCVDD=1.25V@IOVDD=3.0v on LDO mode
	Loading current	_	-	180	mA	DCVDD=1.25V@VBAT=3.0v on DCDC mode
EVDD	Voltage output	_	1.1	_	V	DCVDD=1.25V, 1mA loading
EVDD	Loading current		_	5	mA	EVDD=1.1V@DCVDD=1.25v
Low Power mo	ode					
IOVDD	Loading current	_	_	10	mA	IOVDD=3V@VBAT = 4.2V



3.3 Battery Charge

Table 3-3

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VPWR	Charge Input Voltage	4.5	5	5.5	V	-
V	Charge Voltage	4.15	4.2	4.25	V	VPWR>4.5V
V _{bat float}	Charge Voltage	4.30	4.35	4.40	V	VPWR>4.65V
$ m I_{bat}$	Charge Current	15	_	200	mA	Charge current at fast charge mode VBAT=4.0V@VPWR=5.0V
${ m I}_{ m end}$	End Of Charge Current	2	_	30	mA	End of charge current
$ m V_{Trikl}$	Trickle Charge Voltage	_	3.0	_	V	VPWR>4.5V

3.4 IO Input/Output Electrical Logical Characteristics

Table 3-4

GPIO input	GPIO input characteristics									
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions				
$V_{\rm IL}$	Low-Level Input Voltage	-0.3	_	0.3* IOVDD	V	IOVDD = 3.0V				
$ m V_{IH}$	High-Level Input Voltage	0.7* IOVDD	<u> </u>	IOVDD+0.3	V	IOVDD = 3.0V				
High Voltage	Resistant IO input char	acteristics								
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions				
V _{IL}	Low-Level Input Voltage	-0.3	_	0.3* IOVDD	V	IOVDD = 3.0V				
$ m V_{IH}$	High-Level Input Voltage	0.7* IOVDD	ı	+5V	V	IOVDD = 3.0V				
GPIO & Hig	h Voltage Re <mark>sistant IO o</mark>	utput characteris	tics							
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions				
$ m V_{OL}$	Low-Level Output Voltage	_	_	0.1* IOVDD	V	IOVDD = 3.0V				
V_{OH}	High-Level Output Voltage	0.9* IOVDD	_	_	V	IOVDD = 3.0V				



3.5 Internal Resistor Characteristics

Table 3-5

Port	Drive(mA)		Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
DA1 DA2	HD,HD0==0,0	2.4			
PA1, PA2 PC2~PC5	HD,HD0==0,1	8	10K	10K	1、PB1 default pull up
PG5~PG8	HD,HD0==1,0 2		10K	TOK	1 1
103~108	HD,HD0==1,1	46			2、USBDM & USBDP default pull
PP0 PB0~PB3	8 (High Voltage Resis	stant)	10K	10K	Down 3. internal pull-up / pull-down
USBDP	4		1.5K	15K	resistance accuracy ±20%
USBDM			180K	15K	

3.6 Audio DAC Characteristics

Table 3-6

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
Frequency Response		20	>_\\	20k	Hz	
Outant Swins	Differential		1.0		Vrms	1VII_/0.1D
Output Swing	Single-ended		0.5	<u> </u>	Vrms	1KHz/0dB
THEAN	Differential	entit – V	-70	(3)	dB	32 ohm loading
THD+N	Single-ended	120	-67	_	dB	With A-Weighted Filter
S/N	Differential	/	104	_	dB	ritter
5/IV	Single-ended	<u> </u>	98	_	dB	
Dynamic Range	Differential	-11	104	_	dB	1KHz/-60dB 32 ohm loading
Dynamic Range	Single-ended	-	98	_	dB	With A-Weighted Filter
Noise Floor	Differential		5.7		uVrms	A-Weighted Filter
Noise Piooi	Single-ended	_	5.8	_	uVrms	A-weighted Filter
DAC Outsid Bassas	Differential		30		mW	22-1 1 1:
DAC Output Power	Single-ended		16		mW	32ohm loading

3.7 Audio ADC Characteristics

Table 3-7

Parameter	Min	Тур	Max	Unit	Test Conditions	
D		0.4		4D	Fsample=44.1kHz,Gain=0dB	
Dynamic Range		94		dB	Fin=1KHz 590mVrms	
SNR	_	95	_	dB	Fsample=44.1kHz,Gain=0dB	
THD+N	_	-75	_	dB	Fin=1KHz 590mVrms	
SNR	_	76	_	dB	Fsample=44.1kHz,Gain=18dB	
THD+N	_	-73	_	dB	Fin=1KHz 75mVrms	



3.8 BT Characteristics

3.8.1 Transmitter

Basic Rate Table 3-8

<u> </u>						
Paramet	Min	Тур	Max	Unit	Test Conditions	
RF Transmit	Power		7	9	dBm	
RF Power Contr		18		dB	25°C,	
20dB Bandy	vidth		950		KHz	Power Supply
In-band spurious	$F=F_0\pm 1MHz$		-20		dBm	
Emissions	$F=F_0\pm 2MHz$		-51		dBm	VBAT=3.7V
(BQB Test Mode $F=F_0\pm 3MHz$			-55		dBm	2441MHz
RF_Tx Power=5dBm)	F=F ₀ +/->3MHz		-55		dBm	

Enhanced Data Rate		Tabl	e 3-9		5//	
Paramete	er	Min	Тур	Max	Unit	Test Conditions
Relative Po	wer		-2		dB	\mathcal{L}
~ // DODGV	DEVM RMS		9		%	
π /4 DQPSK Modulation Accuracy	DEVM 99%	778	23		%	25°C,
	DEVM Peak		18	C	%	Power Supply
In-band spurious	$F=F_0\pm 1MHz$		-4		dBm	VBAT=3.7V
Emissions	F=F ₀ ±2MHz		-34		dBm	2441MHz
(BQB Test Mode	$F=F_0\pm 3MHz$		-43		dBm	
RF_Tx Power=5dBm)	F=F ₀ +/->3MHz		-48		dBm	

3.8.2 Receiver

Basic Data Rate

Table 3-10

Parameter		Min	Тур	Max	Unit	Test Conditions
Sensitivit	y		-92		dBm	
Co-channel Interferen	ce Rejection		10		dB	25℃,
	+1MHz		-4		dB	Power Supply
	-1MHz		-3		dB	VBAT=3.7V
Adjacent channel	+2MHz		-39		dB	2441MHz
selectivity C/I	-2MHz		-33		dB	DH5
	+3MHz		-45		dB	
	-3MHz		-28		dB	



Enhanced Data Rate Table 3-11

Parameter		Min	Тур	Max	Unit	Test Conditions
Sensitivit	Sensitivity		-94		dBm	
Co-channel Interferen	nce Rejection		10		dB	25℃,
	+1MHz		-8		dB	Power Supply
	-1MHz		-8		dB	VBAT=3.7V
Adjacent channel	+2MHz		-40		dB	2441MHz
selectivity C/I	-2MHz		-33		dB	2DH5
	+3MHz		-45		dB	-
	-3MHz		-27		dB	-
3.8.3 BLE						
1M Data Rate	M Data Rate Table 3-12					

3.8.3 BLE

Parameter		Min	Тур	Max	Unit	Test Conditions
Sensitivity	ý		-96		dBm	
RF Transmit P	ower		7		dBm	
In-band Spurious	M-N =2MHz		-37		dBm	
Emission	M-N ≥3MHz		5	-34	dBm	25°C
	Δf1 avg		250		KHz	Power Supply
Modulation Characteristics	Δf2 99%	7	211		KHz	VBAT=3.7V
Characteristics	Δflavg/Δf2avg		0.9			2440MHz
Carrier Frequency Offset		-15		+15	KHz	
Frequency Drift		-25		+25	KHz	
Frequency Drift Rate		-5		+5	KHz/50us	

2M Data Rate

Table 3-13

Paramete	er	Min	Тур	Max	Unit	Test Conditions
Sensitivit	Sensitivity		-94		dBm	
RF Transmit I	RF Transmit Power		7		dBm	
	M-N =4MHz		-44		dBm	2.505
In-band Spurious Emission	M-N =5MHz		-43		dBm	25°C
Ellission	M-N ≥6MHz			-48	dBm	Power Supply VBAT=3.7V 2440MHz
	Δfl avg		500		KHz	
Modulation Characteristics	Δf2 99%		428		KHz	ZHOMIZ
	Δflavg/Δf2avg		0.9			
Carrier Frequency Offset		-20		+20	KHz	



Frequency Drift	-25	+25	KHz
Frequency Drift Rate	-5	+5	KHz/50us

Long Range

Table 3-14

Parameter	Min	Тур	Max	Unit	Test Conditions
Sensitivity LE 125K(S8)		-104		dBm	VBAT=3.7V,25°C
Sensitivity LE 500K(S2)		-100		dBm	2440MHz

3.9 ESD Protectio

Table 3-15

Parameter	Тур.	Test pin	Reference standard
Human Body Mode	±4KV	All pins	JEDEC EIA/JESD22-A114
Machine Mode	±200V	All pins	JEDEC EIA/JESD22-A115
Charge Device Model	±1KV	All pins	JEDEC EIA/JESD22-C101F
Lotale via	±200mA	All GPIO pins	JEDEC STANDARD NO.78E
Latch up	1.5xVopmax	All power pins	JEDEC STANDARD NO./8E

Note: 1.5xVopmax = 1.5 times maximum operating voltage.



4 Package Information

4.1 QFN32_4.0x4.0





Figure 4-1 JL7016M Package



5 IC Marking Information



- ① LLLLLLLLL: Production Batch
- ② JL701Nx: Chip Model
- ③ x: Built-in flash size
 - 0: No Flash Memory
 - 2: 2Mbit Flash
 - 4: 4Mbit Flash
 - 8: 8Mbit Flash
 - 6: 16Mbit Flash
 - 3: 32Mbit Flash



6 Solder-Reflow Condition




Figure 6-1 Classification Reflow Profile

Classification Profiles

Table 6-1

Profile Feature		Sn-Pb Eutectic Assembly	Pb-Free Assembly
	Temperature Min (T _{smin})	100°C	150℃
Preheat/	Temperature Max (T _{smax})	150°C	200℃
Soak	Time (ts) from (T _{smin} to T _{smax})	60-120 seconds	60-180 seconds
Average ra	amp-up rate $(T_{smax} \text{ to } T_p)$	3°C/second max	3°C/second max
Liquidous temperature (T _L)		183℃	217℃
Time (t _L) maintained above T _L		60-150 seconds	60-150 seconds
Peak pack	age body temperature (T _p)	See Table 6-2	See Table 6-3
Time within 5 °C of actual Peak Temperature (tp) ²		10-30 seconds	20-40 seconds
Ramp-down rate (T _p to T _L)		6°C/second max	6°C/second max
Time 25℃	to peak temperature	6 minutes max	8 minutes max

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within 5°C of actual peak temperature (tp) specified for the reflow profiles is a "supplier" minimum and "user" maximum.

SnPb - Classification Temperature

Table 6-2

Package	Volume mm ³	Volume mm ³	
Thickness	< 350	≥ 350	
<2.5 mm	240 +0/-5°C	225 +0/-5°C	
≥2.5 mm	225 +0/-5°C	225 +0/-5°C	



Pb-free - Classification Temperature

Table 6-3

Package Thickness	Volume mm ³ < 350	Volume mm ³ 350 - 2000	Volume mm ³ > 2000
< 1.6mm	260℃	260℃	260°C
1.6 mm - 2.5mm	260℃	250℃	245°C
> 2.5mm	250°C	245°C	245°℃






7 Storage Condition

7.1 Moisture Sensitivity Level

JL7016M is qualified to moisture sensitivity level MSL3 in accordance with JEDEC J-STD-033.

7.2 Storage Alert

- 1. Calculated shelf life in sealed bag 12 months at < 40°C and 90% relative humidity (RH).
- 2. Peak package body temperature ≤260°C.
- 3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be mounted within 168 hours of factory conditions ≤30°C/60%RH or stored per J-STD-033.
- 4. Devices require bake before mounting if humidity indicator card reads > 10% for level 2a-5a devices or > 60% for level 2 devices when read at 23 ± 5 °C, or 3a or 3b are not met.
 - 5. Please refer to IPC/JEDEC J-STD-033 for baking procedure if necessary.





8 Revision History

Date	Revision	Description
2022.06.08	V1.0	Initial Release
2022.07.20	V1.1	Update BT Characteristics
2022.09.20	V1.2	Add Storage Condition, Update IC Marking Information

