

AC1042B Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: V1.0

Date: 2021.04.21

Copyright © Zhuhai Jieli Technology Co.,LTD. All rights reserved.

AC1042B Features

CPU Core

- 32-bit CPU, the highest frequency is 160MHz
- Maximum 16KB 4Way ICache, configurable part Way as a common memory for the CPU use or other Peripheral

Memory

- On-chip 32KB SRAM(not including ICache)
- ICache SRAM: 4KB~12KB configurable

Clock Source

- RC Clock frequency about 16MHz
- LRC(low power RC) clock frequency about 32KHz
- HTC(low drift internal high frequency RC)clock frequency is 5MHz

Digital I/O

- 8 programmable digital I/O pins
- USB DP/DM can be configured to normal I/O pins
- General the IO supports pull-up(10k),pull-down(60k), strong,weak output,input and high impedance
- Up to 8 external interrupt/wake-up source(low power available,can be multiplexed to any I/O, with hardware filter)
- Input channel and Output channel, provide arbitrary IO input and output options for some modules

Digital peripherals

- One Full Speed USB 1.1 PHY

- Two UART Controllers(UART0/1)
UART1 supports DMA and Flow Control
- Two SPI Controllers with DMA(SPI0/1)
support master mode and slave mode,SPI0 support 4bit,SPI1support 2bit
- One Spi Flash Controller to run code
- One SD host controller
- Two 16-bit Asynchronous Divider Timers
- One IIC Controller
- Four channel PWM output
- 0.5 watt Class-D audio amplifier output
- Infrared remote control decoder
- Watchdog
- 64-bit EFUSE

Analog Peripherals

- MIC amplifier circuit
- One analog audio input channels
- 10-bit high precision ADC
- 16-bit high precision ADC (mainly as recording)
- 16-bit high precision DAC
- Low voltage protection
- Power on reset

Operating Conditions

- Working voltage
VBAT: 2.0v - 5.5v
HPVDD: 2.0v - 5.5v
VDDIO: 2.0v - 3.4v
- Operating Temperature: -40°C to +85°C

Package

- SOP16

Application

- Sound Toy
- Audio player

1、 Pin Definition

1.1 Pin Assignment

PB0	○		16	AGND
VBAT	1		15	PA14/PB1
VDDIO/HPVDD	2		14	PA0
VSSIO	3		13	PA1
DACPO	4	AC1042B	12	PA2
DACNO	5	(SOP16)	11	PA3
PA12	6		10	USBDP
PA11	7		9	USBDM
	8			

Figure 1-1 AC1042B_SOP16 Package Diagram

1.2 Pin Description

Table 1-1 AC1042B_SOP16 Pin Description

PIN NO.	Name	Type	Drive (mA)	Function	Description
1	PB0	I/O	8/64	GPIO	DAC:Analog Audio Output; ADC13:ADC Input Channel 13; LVD:Low Voltage Detect;
2	VBAT	P	/		Battery Power Supply;
3	VDDIO	P	/		GPIO Power;
	HPVDD	P	/		Class-D APA Power Supply;
4	VSSIO	G	/		Digital Ground;
5	DACPO	O	/		Class-D APA Positive Output;
6	DACNO	O	/		Class-D APA Negative Output;
7	PA12	I/O	8/64	GPIO	SPI1DOB:SPI1 Data Out(B); MCAP3:Motor Timer3 Capture;
8	PA11	I/O	8/64	GPIO	ADC9:ADC Input Channel 9; SPI1CLKB:SPI1 Clock(B); MCAP2:Motor Timer2 Capture;
9	USBDM	I/O	10	USB Negative Data (pull down)	ADC5:ADC Input Channel 5; SPI1DOA:SPI1 Data Out(A); SD0DATC:SD0 Data(C); UART1TXA:Uart1 Data Out(A); I2C_SDA(A);
10	USBDP	I/O	10	USB Positive Data (pull down)	ADC4:ADC Input Channel 4; SPI1CLKA:SPI1 Clock(A); UART1RXA:Uart1 Data In(A); I2C_SCL(A);
11	PA3	I/O	8/64	GPIO	ADC3:ADC Input Channel 3; SPI0DIB(1):SPI0 Data1 In(B); SPI1DIA:SPI1 Data In(A); SD0DATA:SD0 Data(A); PWM2L; MCAP0:Motor Timer2 Capture;
12	PA2	I/O	8/64	GPIO	ADC2:ADC Input Channel 2; SPI0DOB(0):SPI0 Data0 Out(B); SD0CMDA:SD0 Command(A); I2C_SDA(B); PWM2H;

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

13	PA1	I/O	8/64	GPIO	ADC1:ADC Input Channel 1; SPI0CLKB:SPI0 Clock(B); SD0CLKA:SD0 Clock(A); UART0RXB:Uart0 Data In(B); I2C_SCL(B); CAP2:Timer2 Capture;
14	PA0	I/O	8/64	GPIO (pull up)	Long Press Reset; ADC0:ADC Input Channel 0; UART0TXB:Uart0 Data Out(B);
15	PA14	I/O	8/64	GPIO	ADC11:ADC Input Channel 11; AUX1:Analog Channel 1 Input;
	PB1	I/O	8/64	GPIO	MIC_IN: MIC Input Channel;
16	AGND	G	/		Analog Ground;

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

2、Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

Symbol	Parameter	Min	Max	Unit
Tamb	Ambient Temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.5	V
V _{VDDIO33}	3.3V IO Input Voltage	-0.3	3.6	V

Note : The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

2.2 PMU Characteristics

Table 2-2

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
VBAT	Voltage Input	2.0	3.7	5.5	V	—
V _{HPVDD}	Voltage Input	—	3.0	—	V	—
V _{VDDIO}	Voltage output	2.0	3.0	3.4	V	VBAT = 3.7V, 100mA loading
I _{VDDIO}	Loading current	—	—	100	mA	VBAT=3.7V

2.4 IO Input/Output Electrical Logical Characteristics

Table 2-3

IO input characteristics						
Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
V _{IL}	Low-Level Input Voltage	-0.3	—	0.3* VDDIO	V	VDDIO = 3.3V
V _{IH}	High-Level Input Voltage	0.7* VDDIO	—	VDDIO+0.3	V	VDDIO = 3.3V
IO output characteristics						
V _{OL}	Low-Level Output Voltage	—	—	0.33	V	VDDIO = 3.3V
V _{OH}	High-Level Output Voltage	2.7	—	—	V	VDDIO = 3.3V

2.5 Internal Resistor Characteristics

Table 2-4

Port	General Output	High Drive	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0~PA14 PB0、PB1	8mA	64mA	10K	60K	1、PA0 default pull up 2、USBDM & USBDP default pull down 3、internal pull-up/pull-down resistance accuracy $\pm 20\%$
USBDP	10mA	—	1.5K	15K	
USBDM	10mA	—	180K	15K	

2.6 Analog DAC(PB0) Characteristics

Table 2-5

Parameter	Min	Typ	Max	Unit	Test Conditions
Frequency Response	20	—	16K	Hz	1KHz/0dB 100kohm loading With A-Weighted Filter
THD+N	—	-65	—	dB	
S/N	—	95	—	dB	
Output Swing	—	0.54	—	Vrms	
Dynamic Range	—	92	—	dB	1KHz/-60dB 100kohm loading With A-Weighted Filter
Output Resistance	—	8.3	—	K	—

2.7 ADC Characteristics

Table 2-6

Parameter	Min	Typ	Max	Unit	Test Conditions
Dynamic Range	—	75	—	dB	1KHz/210mVrms line mode :6dB with cap PGAIS=2
S/N	—	79	—	dB	
THD+N	—	-70	—	dB	

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

3、 Package Information

3.1 SOP16




Figure 3-1. AC1042B_SOP16 Package

4、 Revision History

Date	Revision	Description
2021.04.21	V1.0	Initial Release

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.