

# **AD142A0 Datasheet**

**Zhuhai Jieli Technology Co.,LTD**

**Version: V1.1**

**Date: 2023.03.20**

**Copyright © Zhuhai Jieli Technology Co.,LTD. All rights reserved.**

---

# AD142A0 Features

## CPU Core

- 32-bit CPU, the highest frequency is 160MHz

## Clock Source

- RC Clock frequency about 16MHz
- LRC( low power RC) clock frequency about 32KHz
- HTC( low drift internal high frequency RC)clock frequency is 5MHz

## Digital I/O

- 8 programmable digital I/O pins
- USB DP/DM can be configured to normal I/O pins
- General the IO supports pull-up(10k),pull-down(60k), strong,weak output,input and high impedance
- Up to 8 external interrupt/wake-up source(low power available,can be multiplexed to any I/O, with hardware filter)
- Input channel and Output channel, provide arbitrary IO input and output options for some modules

## Digital peripherals

- One Full Speed USB 1.1 PHY
- Two UART Controllers(UART0/1)  
UART1 supports DMA and Flow Control
- Two SPI Controllers with DMA(SPI0/1)  
support master mode and slave mode.

- One Spi Flash Controller to run code
- One SD host controller
- Two 16-bit Asynchronous Divider Timers
- One IIC Controller
- Four channel PWM output
- 0.5 watt Class-D audio amplifier output
- Infrared remote control decoder
- Watchdog

## Analog Peripherals

- MIC amplifier circuit
- Two analog audio input channels
- 10-bit high precision ADC
- 16-bit high precision ADC (mainly as recording)
- 16-bit high precision DAC
- Low voltage protection
- Power on reset

## Operating Conditions

- Working voltage  
VBAT: 2.0v - 5.5v  
VDDIO: 2.0v - 3.4v
- Operating Temperature: -40°C to +85°C

## Package

- SOP16

## Application

- Sound Toy
- Audio player

# 1、 Pin Definition

## 1.1 Pin Assignment




Figure 1-1 AD142A0\_SOP16 Package Diagram

## 1.2 Pin Description

**Table 1-1 AD142A0\_SOP16 Pin Description**

| PIN NO. | Name  | Type | Drive (mA) | Function                         | Description  |
|---------|-------|------|------------|----------------------------------|--|
| 1       | PD2   | I/O  | 8/64       | GPIO<br>(pull up)                | SPI0CSA:SPI0 Chip Select(A);<br>SFCCSA:SFC Chip Select(A);   |
| 2       | PD1   | I/O  | 8/64       | GPIO                             | SPI0DOA(0):SPI0 Data0 Out(A);<br>SFCDOA(0):SFC Data0 Out(A);   |
| 3       | PD0   | I/O  | 8/64       | GPIO                             | SPI0CLKA:SPI0 Clock(A);<br>SFCCLKA:SFC Clock(A);   |
| 4       | USBDM | I/O  | 10         | USB Negative Data<br>(pull down) | ADC5:ADC Input Channel 5;<br>SPI1DOA:SPI1 Data Out(A);<br>UART1TXA:Uart1 Data Out(A);<br>I2C_SDA(A);                   |
| 5       | USBDP | I/O  | 10         | USB Positive Data<br>(pull down) | ADC4:ADC Input Channel 4;<br>SPI1CLKA:SPI1 Clock(A);<br>UART1RXA:Uart1 Data In(A);<br>I2C_SCL(A);                      |
| 6       | PA0   | I/O  | 8/64       | GPIO<br>(pull up)                | Long Press Reset;<br>ADC0:ADC Input Channel 0;<br>UART0TXB:Uart0 Data Out(B);  |
|         | PA13  | I/O  | 8/64       | GPIO                             | ADC10:ADC Input Channel 10;<br>AUX0:Analog Channel 0 Input;<br>MIC_BIAS:Microphone Bias Output;<br>CAP0:Timer0 Capture |
| 7       | PB1   | I/O  | 8/64       | GPIO                             | MIC_IN: MIC Input Channel;   |
| 8       | AGND  | G    | /          |                                  | Analog Ground;   |
| 9       | PB0   | I/O  | 8/64       | GPIO                             | <b>DAC:Analog Audio Output;</b><br>ADC13:ADC Input Channel 13;<br>LVD:Low Voltage Detect;                              |
| 10      | VDDIO | P    | /          |                                  | GPIO Power;  |
| 11      | VBAT  | P    | /          |                                  | Battery Power Supply;  |
| 12      | GND   | G    | /          |                                  | Digital Ground;  |
| 13      | DACPO | O    | /          |                                  | Class-D APA Positive Output;   |
| 14      | DACNO | O    | /          |                                  | Class-D APA Negative Output;   |
| 15      | PA12  | I/O  | 8/64       | GPIO                             | SPI1DOB:SPI1 Data Out(B);<br>MCAP3:Motor Timer3 Capture;   |
| 16      | PA11  | I/O  | 8/64       | GPIO                             | ADC9:ADC Input Channel 9;<br>SPI1CLKB:SPI1 Clock(B);<br>MCAP2:Motor Timer2 Capture;                                    |

### Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

|  |     |     |   |                                      |   |
|--|-----|-----|---|--------------------------------------|---|
|  | PA9 | I/O | 8 | GPIO<br>(High Voltage<br>Resistance) | UART1TXB:Uart1 Data Out(B);<br>UART1RXB:Uart1 Data In(B);<br>I2C_SDA(D);<br>CAP1:Timer1 Capture;<br>PWM3:PWM Channel3 Output; |
|--|-----|-----|---|--------------------------------------|---|

---

**Confidential**

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

## 2、Electrical Characteristics

### 2.1 Absolute Maximum Ratings

Table 2-1

| Symbol               | Parameter             | Min  | Max  | Unit |
|----------------------|-----------------------|------|------|------|
| Tamb                 | Ambient Temperature   | -40  | +85  | °C   |
| Tstg                 | Storage temperature   | -65  | +150 | °C   |
| VBAT                 | Supply Voltage        | -0.3 | 5.5  | V    |
| V <sub>VDDIO33</sub> | 3.3V IO Input Voltage | -0.3 | 3.6  | V    |

Note : The chip can be damaged by any stress in excess of the absolute maximum ratings listed below.

### 2.2 PMU Characteristics

Table 2-2

| Symbol             | Parameter       | Min | Typ | Max | Unit | Test Conditions            |
|--------------------|-----------------|-----|-----|-----|------|----------------------------|
| VBAT               | Voltage Input   | 2.0 | 3.7 | 5.5 | V    | —                          |
| V <sub>VDDIO</sub> | Voltage output  | 2.0 | 3.0 | 3.4 | V    | VBAT = 3.7V, 100mA loading |
| I <sub>VDDIO</sub> | Loading current | —   | —   | 100 | mA   | VBAT=3.7V                  |

### 2.3 IO Input/Output Electrical Logical Characteristics

Table 2-3

| IO input characteristics  |                           |            |     |            |      |                 |
|---------------------------|---------------------------|------------|-----|------------|------|-----------------|
| Symbol                    | Parameter                 | Min        | Typ | Max        | Unit | Test Conditions |
| V <sub>IL</sub>           | Low-Level Input Voltage   | -0.3       | —   | 0.3* VDDIO | V    | VDDIO = 3.3V    |
| V <sub>IH</sub>           | High-Level Input Voltage  | 0.7* VDDIO | —   | VDDIO+0.3  | V    | VDDIO = 3.3V    |
| IO output characteristics |                           |            |     |            |      |                 |
| V <sub>OL</sub>           | Low-Level Output Voltage  | —          | —   | 0.33       | V    | VDDIO = 3.3V    |
| V <sub>OH</sub>           | High-Level Output Voltage | 2.7        | —   | —          | V    | VDDIO = 3.3V    |

## 2.4 Internal Resistor Characteristics

Table 2-4

| Port                                  | General Output | High Drive | Internal Pull-Up Resistor | Internal Pull-Down Resistor | Comment   |
|---------------------------------------|----------------|------------|---------------------------|-----------------------------|---|
| PA0、PA11、PA12、PA13<br>PB0、PB1、PD0~PD2 | 8mA            | 64mA       | 10K                       | 60K                         | 1、PA0&PD2 default pull up<br>2、USBDM & USBDP default pull down<br>3、internal pull-up/pull-down resistance accuracy $\pm 20\%$ |
| PA9 (high voltage I/O)                | 8mA            | —          | 10K                       | 60K                         |   |
| USBDP                                 | 10mA           | —          | 1.5K                      | 15K                         |   |
| USBDM                                 | 10mA           | —          | 180K                      | 15K                         |   |

## 2.5 Audio DAC(PB0) Characteristics

Table 2-5

| Parameter          | Min | Typ  | Max | Unit | Test Conditions   |
|--------------------|-----|------|-----|------|---|
| Frequency Response | 20  | —    | 16K | Hz   | 1KHz/0dB<br>100kohm loading<br>With A-Weighted Filter   |
| THD+N              | —   | -65  | —   | dB   |   |
| S/N                | —   | 95   | —   | dB   |   |
| Output Swing       | —   | 0.54 | —   | Vrms |   |
| Dynamic Range      | —   | 92   | —   | dB   | 1KHz/-60dB<br>100kohm loading<br>With A-Weighted Filter |
| Output Resistance  | —   | 8.3  | —   | K    | —   |

## 2.6 Audio ADC Characteristics

Table 2-6

| Parameter     | Min | Typ | Max | Unit | Test Conditions                                     |
|---------------|-----|-----|-----|------|---|
| Dynamic Range | —   | 75  | —   | dB   | 1KHz/210mVrms<br>line mode :6dB with cap<br>PGAIS=2 |
| S/N           | —   | 79  | —   | dB   |   |
| THD+N         | —   | -70 | —   | dB   |   |

### Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

### 3、 Package Information

#### 3.1 SOP16




Figure 3-1. AD142A0\_SOP16 Package

#### Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.



## 4、 Revision History

| Date       | Revision | Description      |
|------------|----------|------------------|
| 2021.03.09 | V1.0     | Initial Release. |
| 2023.03.20 | V1.1     | Modify Features. |
|            |          |                  |

### Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.