AD153A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: V1.1

Date: 2023.03.21

AD153A Features

CPU Core

- 32-bit CPU,Built-in ICACH, can be connected to Flash for expansion of code
- The main frequency is up to 120MHz

Memory

Built-in Flash memory

Clock Source

- RC Clock frequency about 16MHz
- LRC(low power RC) clock frequency about 200KHz

Digital I/O

- Up to 20 programmable digital I/O pins
- General the IO supports pull-up(10k),pull-down(60k), strong,weak output,input and high impedance
- Up to 12 external interrupt/wake-up source(low power available,can be multiplexed to any I/O, with hardware filter)
- Input channel and Output channel, provide arbitrary IO input and output options for some modules

Digital peripherals

- Two UART Controllers(UART0/1) supports DMA and Flow Control
- Two SPI Controllers with DMA(SPI0/1)

support master mode and slave mode

- Built-in Spi Flash to run code
- One SD host controller
- Three 32-bit Asynchronous Divider Timers
- One IIC Controller
- Four channel PWM output
- Infrared remote control decoder
- Watchdog

Analog Peripherals

- 0.5 watt Class-D audio amplifier output
- 10-bit high precision ADC
- Low voltage protection
- Power on reset

Operating Conditions

- Working voltage VBAT: 2.0v - 5.5v
 - VDDIO: 2.0v 3.4v
- Soft-off current is 2uA
- Operating Temperature: -40°C to +85°C

Package

QSOP24

Application

- Universal Microcontroller
- Sound Toy
- Audio player

1 Pin Definition

1.1 Pin Assignment




Figure 1-1 AD153A_QSOP24 Package Diagram

1.2 Pin Description

Table 1-1 AD153A_QSOP24 Pin Description

PIN NO.	Name	Туре	Drive (mA)	Function	Description
1	PA8	I/O	8/64	GPIO	SPI1DIC:SPI1 Data In(C);
			A		SD0DATD:SD0 Data(D);
2	PA7	I/O	8/64	GPIO	ADC7:ADC Input Channel 7; SPI1DOC:SPI1 Data Out(C); SD0CMDD:SD0 Command(D); UART0RXA:Uart0 Data In(A); I2C_SDA(C); MPWM1:PWM Channel 1 Output;
3	PA6	I/O	8/64	GPIO	ADC6:ADC Input Channel 6; SPI1CLKC:SPI1 Clock(C); SD0CLKD:SD0 Clock(D); UART0TXA:Uart0 Data Out(A); I2C_SCL(C); TMR2:Timer2 Clock In; MPWM0:PWM Channel0 Output;
4	PA5	I/O	8/64	GPIO	ADC5:ADC Input Channel 5; SPI0DAT3:SPI0 Data 3 UART1RXA:Uart1 Data In(A);
5	PA4	I/O	8/64	GPIO	ADC4:ADC Input Channel 4; SPI0DAT2:SPI0 Data 2; UART1TXA:Uart1 Data Out(A); LVD:Low Voltage Detect;
6	PA3	I/O	8/64	GPIO	ADC3:ADC Input Channel 3; SPI0DIB(1):SPI0 Data1 In(B); SD0DATA:SD0 Data(A); CLKOUT; PWM2(B); MCAP0:Motor Timer0 Capture;
7.	PA2	I/O	8/64	GPIO	ADC2:ADC Input Channel 2; SPI0DOB(0):SPI0 Data0 Out(B); SD0CMDA:SD0 Command(A); I2C_SDA(B); PWM2(A);

	1				
	PA1	I/O	8/64		ADC1:ADC Input Channel 1;
					SPI0CLKB:SPI0 Clock(B);
8				GPIO	SD0CLKA:SD0 Clock(A);
		1.0	0,0.		UART0RXB:Uart0 Data In(B);
					I2C_SCL(B);
					CAP2:Timer2 Capture;
				GPIO	Long Press Reset;
9	PA0	I/O	8/64	(pull up)	ADC0:ADC Input Channel 0;
				(pair up)	UART0TXB:Uart0 Data Out(B);
10	VDDIO	P	/		Digital Power;
10	, DDIO	1	,		(Internal linear regulator output)
11	VBAT	P	/		Battery Power Supply;
11	HPVDD	P	/		Class-D APA Power Supply;
12	VSS	G	/	A	Ground;
13	DACP	О	/		Class-D APA Positive Output;
	DACN	О	/		Class-D APA Negative Output;
14	PB11	I/O	8	GPIO	OSCIB:Crystal Oscillator Input(B);
	PDII			(High Voltage Resistance)	OSCIB:Crystal Oscillator Input(B);
	15 PB10	I/O	8	GPIO	
15				(pull up)	MCLR(0 effective);
				(High Voltage Resistance)	
		I/O	8		SPI1DOD:SPI1 Data Out(D);
16	PB9			GPIO	UART1TRXB:Uart1 Data In/Out(B);
10	PB9			(High Voltage Resistance)	I2C_SDA(D);
				Y	CAP1:Timer1 Capture;
		I/O	/4	GPIO	SPI1CLKD:SPI1 Clock(D);
17	PB8		8		I2C_SCL(D);
			$\langle \rangle_{\lambda}$	(High Voltage Resistance)	OSCIA:Crystal Oscillator Input(A);
18	PB5	I/O	8/64	GPIO	ADC13:ADC Input Channel 13;
19	PB4	I/O	8/64	GPIO	ADC12:ADC Input Channel 12;
19	PB3	I/O	8/64	GPIO	TDM_MCLK;
4		7			SPI1DIA:SPI1 Data In(A);
20	PB2	I/O	8/64	GPIO	SD0DATB:SD0 Data(B);
) >				TDM_DAT;
					ADC11:ADC Input Channel 11;
	PB1	I/O	8/64	GPIO	SPI1DOA:SPI1 Data Out(A);
21					SD0CMDB:SD0 Command(B);
				(pull down)	I2C_SDA(A);
1 1					TDM SYN;

22	PB0	I/O	8/64	GPIO (pull down)	ADC10:ADC Input Channel 10; SPI1CLKA:SPI1 Clock(A); SD0CLKB:SD0 Clock(B); I2C_SCL(A); TDM_CLK;
23	PA12	I/O	8/64	GPIO	MPWM3:PWM Channel3 Output;
24	PA11	I/O	8/64	GPIO	TMR0:Timer0 Clock In; MPWM2:PWM Channel2 Output;



2 Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

Symbol	Parameter	Min	Max	Unit
Tamb	Ambient Temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.5	V
HPVDD	Class D Audio Power Amplifier	-0.3	5.5	V
V _{VDDIO33}	3.3V IO Input Voltage	-0.3	3.6	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below.

2.2 PMU Characteristics

Table 2-2

Symbol	Parameter	Min	Тур	Max	Unit		Test Conditions
VBAT	Voltage Input	2.0	3.7	5.5	V		_
V_{HPVDD}	Voltage Input	2.0	3.7	5.5	V		_
V_{VDDIO}	Voltage output	2.0	3.0	3.4	V	7	VBAT = 3.7V, 100mA loading
I_{VDDIO}	Loading current	_		100	mA	7	VBAT=3.7V

2.3 IO Input/Output Electrical Logical Characteristics

Table 2-3

IO input cha	racteristics						
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
V_{IL}	Low-Level Input Voltage	-0.3	ı	0.3* VDDIO	V	VDDIO = 3.3V	
$ m V_{IH}$	High-Level Input Voltage	0.7* VDDIO		VDDIO+0.3	V	VDDIO = 3.3V	
IO output ch	aracteristics						
V _{OL}	Low-Level Output Voltage	-	-	0.33	V	VDDIO = 3.3V	
Vон	High-Level Output Voltage	2.7	_	-	V	VDDIO = 3.3V	

2.4 Internal Resistor Characteristics

Table 2-4

Port	General Output	High Drive	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0~PA12 PB0~PB5	8mA	64mA	10K	60K	1. PA0 default pull up
PB8~PB11 (High Voltage Resistance)	8mA	_	10K	60K	2、PB0 & PB1 default pull down 3、internal pull-up/pull-down resistance accuracy ±20%



3 Package Information

3.1 QSOP24




Figure 3-1. AD153A_QSOP24 Package

4 Package Type Specification



5 Revision History

Date	Revision	Description
2021.05.08	V1.0	Initial Release
2023.03.21	V1.1	Modify the Features.
	/	S

