AD155A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: V1.1

Date: 2023.03.21

AD155A Features

CPU Core

- 32-bit CPU,Built-in ICACH, can be connected to Flash for expansion of code
- The main frequency is up to 120MHz

Memory

Built-in Flash memory

Clock Source

- RC Clock frequency about 16MHz
- LRC(low power RC) clock frequency about 200KHz

Digital I/O

- Up to 19 programmable digital I/O pins
- General the IO supports pull-up(10k),pull-down(60k), strong,weak output,input and high impedance
- Up to 12 external interrupt/wake-up source(low power available,can be multiplexed to any I/O, with hardware filter)
- Input channel and Output channel, provide arbitrary IO input and output options for some modules

Digital peripherals

Two UART Controllers(UART0/1) supports DMA and Flow Control

- Two SPI Controllers with DMA(SPI0/1) support master mode and slave mode
- Built-in Spi Flash to run code
- One SD host controller
- Three 32-bit Asynchronous Divider Timers
- One IIC Controller
- Four channel PWM output
- Infrared remote control decoder
- Watchdog

Analog Peripherals

- 0.5 watt Class-D audio amplifier output
- 10-bit high precision ADC
- Low voltage protection
- Power on reset

Operating Conditions

Working voltage VBAT: 2.0v - 5.5v

VDDIO: 2.0v - 3.4v

Operating Temperature: -40°C to +85°C

Package

QSOP24

Application

- Sound Toy
- Audio player

1. Pin Definition

1.1 Pin Assignment




Figure 1-1 AD155A_QSOP24 Package Diagram

1.2 Pin Description

Table 1-1 AD155A_QSOP24 Pin Description

PIN NO.	Name	Туре	Drive (mA)	Function	Description
1	PA8	I/O	8/64	GPIO	SPI1DIC:SPI1 Data In(C);
			0,01		SD0DATD:SD0 Data(D);
2	PA7	I/O	8/64	GPIO	ADC7:ADC Input Channel 7; SPI1DOC:SPI1 Data Out(C); SD0CMDD:SD0 Command(D); UART0RXA:Uart0 Data In(A); I2C_SDA(C); PWM1:PWM Channel1 Output;
3	PA6	I/O	8/64	GPIO	ADC6:ADC Input Channel 6; SPI1CLKC:SPI1 Clock(C); SD0CLKD:SD0 Clock(D); UART0TXA:Uart0 Data Out(A); I2C_SCL(C); TMR2:Timer2 Clock In; PWM0:PWM Channel0 Output;
4	PA5	I/O	8/64	GPIO	ADC5:ADC Input Channel 5; SPI0DAT3:SPI0 Data 3 UART1RXA:Uart1 Data In(A);
5	PA4	I/O	8/64	GPIO	ADC4:ADC Input Channel 4; SPI0DAT2:SPI0 Data 2; UART1TXA:Uart1 Data Out(A); LVD:Low Voltage Detect;
6	PA3	I/O	8/64	GPIO	ADC3:ADC Input Channel 3; SPI0DIB(1):SPI0 Data1 In(B); SD0DATA:SD0 Data(A); CLKOUT; PWM2L; MCAP0:Motor Timer0 Capture;
	PA2	I/O	8/64	GPIO	ADC2:ADC Input Channel 2; SPI0DOB(0):SPI0 Data0 Out(B); SD0CMDA:SD0 Command(A); I2C_SDA(B); PWM2H;

			,		
			8/64		ADC1:ADC Input Channel 1;
					SPI0CLKB:SPI0 Clock(B);
8	PA1	I/O		GPIO	SD0CLKA:SD0 Clock(A);
0	IAI	1/0	8/04	GI IO	UART0RXB:Uart0 Data In(B);
					I2C_SCL(B);
					CAP2:Timer2 Capture;
				GPIO	Long Press Reset;
9	PA0	I/O	8/64	(pull up)	ADC0:ADC Input Channel 0;
				(pull up)	UART0TXB:Uart0 Data Out(B);
10	VDDIO	P	/		Digital Power;
10	VDDIO	1	7		(Internal linear regulator output)
11	VBAT	P	/		Battery Power Supply;
12	VSS	G	/		Ground;
13	DACP	О	/	A S	Class-D APA Positive Output;
14	DACN	О	/		Class-D APA Negative Output;
				/	SPI1DOD:SPI1 Data Out(D);
	220	7/0	8	GPIO	UART1TRXB:Uart1 Data In/Out(B);
15	PB9	I/O		(High Voltage Resistance)	I2C_SDA(D);
					CAP1:Timer1 Capture;
	16 PB8	I/O	8		SPI1CLKD:SPI1 Clock(D);
16				GPIO	I2C_SCL(D);
				(High Voltage Resistance)	OSCIA:Crystal Oscillator Input(A);
17	PB6	I/O	8/64	GPIO	SD0DATC:SD0 Data(C);
1.0	DD 5	1/0	0/64	GNIG	ADC13:ADC Input Channel 13;
18	PB5	I/O	8/64	GPIO	SD0CMDC:SD0 Command(C);
10	DD 4	1/0	OKA	CINIO	ADC12:ADC Input Channel 12;
19	PB4	I/O	8/64	GPIO	SD0CLKC:SD0 Clock(C);
20	DD2	1/0	8/64	CDIO	SPI1DIA:SPI1 Data In(A);
20	PB2	I/O	8/64	GPIO	SD0DATB:SD0 Data(B);
1)		ADC11:ADC Input Channel 11;
21	PB1	I/O	8/6/	GPIO	SPI1DOA:SPI1 Data Out(A);
Z1	LDI		8/64	(pull down)	SD0CMDB:SD0 Command(B);
					I2C_SDA(A);
					ADC10:ADC Input Channel 10;
22	PB0	I/O	8/64	GPIO	SPI1CLKA:SPI1 Clock(A);
22.				(pull down)	SD0CLKB:SD0 Clock(B);
					I2C_SCL(A);
23	PA12	I/O	8/64	GPIO	PWM3:PWM Channel3 Output;
2.4	DA 1.1	1/0	0/64	CDIO	TMR0:Timer0 Clock In;
24	PA11	I/O	8/64	GPIO	PWM2:PWM Channel2 Output;
			i .		A ,

2, Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

Symbol	Parameter	Min	Max	Unit
Tamb	Ambient Temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.5	V
V _{VDDIO33}	3.3V IO Input Voltage	-0.3	3.6	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below.

2.2 PMU Characteristics

Table 2-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.0	3.7	5.5	V	_
V_{VDDIO}	Voltage output	2.0	3.0	3.4	V	VBAT = 3.7V, 100mA loading
I_{VDDIO}	Loading current	_/	_	100	mA	VBAT=3.7V

2.3 IO Input/Output Electrical Logical Characteristics

Table 2-3

IO input cha	racteristics	Y						
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions		
$ m V_{IL}$	Low-Level Input Voltage	-0.3	_	0.3* VDDIO	V	VDDIO = 3.3V		
$V_{ m IH}$	High-Level Input Voltage	0.7* VDDIO	-	VDDIO+0.3	V	VDDIO = 3.3V		
IO output ch	IO output characteristics							
V _{OL}	Low-Level Output Voltage	_	-	0.33	V	VDDIO = 3.3V		
Voh	High-Level Output Voltage	2.7	_	_	V	VDDIO = 3.3V		

2.4 Internal Resistor Characteristics

Table 2-4

Port	General Output	High Drive	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0~PA12 PB0~PB7	8mA	64mA	10K	60K	1、PA0 default pull up 2、PB0 & PB1 default pull down
PB8,PB9	8mA	_	10K	60K	3、internal pull-up/pull-down resistance accuracy ±20%



3. Package Information

3.1 QSOP24




Figure 3-1. AD155A_QSOP24 Package

4 Package Type Specification



5 Revision History

Date	Revision	Description			
2021.03.17	V1.0	Initial Release			
2023.03.21	V1.1	Modify the Features.			

