AD159A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: V1.1

Date: 2023.03.23

AD159A Features

CPU Core

- 32-bit CPU,Built-in ICACH, can be connected to Flash for expansion of code
- The main frequency is up to 120MHz

Memory

Built-in Flash memory

Clock Source

- RC Clock frequency about 16MHz
- LRC(low power RC) clock frequency about 200KHz

Digital I/O

- Up to 17 programmable digital I/O pins
- General the IO supports
 pull-up(10k),pull-down(60k),
 strong,weak output,input and high
 impedance
- Up to 12 external interrupt/wake-up source(low power available, can be multiplexed to any I/O, with hardware filter)
- Input channel and Output channel, provide arbitrary IO input and output options for some modules

Digital peripherals

- Two UART Controllers(UART0/1) supports DMA and Flow Control
- Two SPI Controllers with DMA(SPI0/1)

support master mode and slave mode

- Built-in Spi Flash to run code
- One SD host controller
- Three 32-bit Asynchronous Divider
 Timers
- One IIC Controller
- Four channel PWM output
- Infrared remote control decoder
- Watchdog

Analog Peripherals

- 0.5 watt Class-D audio amplifier output
- 10-bit high precision ADC
- Low voltage protection
- Power on reset

Operating Conditions

- Working voltage VBAT: 2.0v - 5.5v
 - VDDIO: 2.0v 3.4v
- Soft-off current is 2uA
- Power down current is 27uA
- Operating Temperature: -40°C to +85°C

Package

QFN20

Application

- Universal Micro controller
- Sound Toy
- Audio player

1 Pin Definition

1.1 Pin Assignment




Figure 1-1 AD159A_QFN20 Package Diagram

1.2 Pin Description

Table 1-1 AD159A_QFN20 Pin Description

PIN NO.	Name	Туре	Drive (mA)	Function	Description		
1	PA4	I/O	8/64	GPIO	ADC4:ADC Input Channel 4; SPI0DAT2:SPI0 Data 2; UART1TXA:Uart1 Data Out(A); LVD:Low Voltage Detect;		
2	PA3	I/O	8/64	GPIO	ADC3:ADC Input Channel 3; SPI0DIB(1):SPI0 Data1 In(B); SD0DATA:SD0 Data(A); CLKOUT; PWM2B; MCAP0:Motor Timer0 Capture;		
3	PA2	I/O	8/64	GPIO	ADC2:ADC Input Channel 2; SPI0DOB(0):SPI0 Data0 Out(B); SD0CMDA:SD0 Command(A); I2C_SDA(B); PWM2A;		
4	PA1	I/O	8/64	GPIO	ADC1:ADC Input Channel 1; SPI0CLKB:SPI0 Clock(B); SD0CLKA:SD0 Clock(A); UART0RXB:Uart0 Data In(B); I2C_SCL(B); CAP2:Timer2 Capture;		
5	PA0	I/O	8/64	GPIO (pull up)	Long Press Reset; ADC0:ADC Input Channel 0; UART0TXB:Uart0 Data Out(B);		
6	VDDIO	P	/		Digital Power; (Internal linear regulator output)		
7	VBAT	P	/		Battery Power Supply;		
	HPVDD	P	/		Class-D APA Power Supply;		
8	DACP	О	/		Class-D APA Positive Output;		
	DACN	О	/		Class-D APA Negative Output;		
9	PB11	I/O	8	GPIO (High Voltage Resistance)	OSCIB:External clock Input(B);		
10	PB10	I/O	8	GPIO (pull up) (High Voltage Resistance)	MCLR(0 effective);		

11	PB9	I/O	8	GPIO (High Voltage Resistance)	SPI1DOD:SPI1 Data Out(D); UART1TRXB:Uart1 Data In/Out(B); I2C SDA(D);		
				(CAP1:Timer1 Capture;		
					SPI1CLKD:SPI1 Clock(D);		
12	12 PB8		8	GPIO	I2C_SCL(D);		
				(High Voltage Resistance)	OSCIA:External clock Input(A);		
12	DD2	1/0	0/64	CDIO	SPI1DIA:SPI1 Data In(A);		
13	PB2	I/O	8/64	GPIO	SD0DATB:SD0 Data(B);		
					ADC11:ADC Input Channel 11;		
14	PB1	I/O	8/64	GPIO	SPI1DOA:SPI1 Data Out(A);		
1.7	121	1/0	0,04	(pull down)	SD0CMDB:SD0 Command(B);		
					I2C_SDA(A);		
					ADC10:ADC Input Channel 10;		
15	PB0	I/O	8/64	GPIO	SPI1CLKA:SPI1 Clock(A);		
	- 20	2.0	0/ 01	(pull down)	SD0CLKB:SD0 Clock(B);		
					I2C_SCL(A);		
16	PA12	I/O	8/64	GPIO	MPWM3:PWM Channel3 Output;		
17	PA11	I/O	8/64	GPIO	TMR0:Timer0 Clock In;		
1 /	1111	1/0	0/07	31.0	MPWM2:PWM Channel2 Output;		
					ADC7:ADC Input Channel 7;		
					SPI1DOC:SPI1 Data Out(C);		
18	PA7	I/O	8/64	8/64 GPIO	UART0RXA:Uart0 Data In(A);		
					I2C_SDA(C);		
				Y	MPWM1:PWM Channel1 Output;		
					ADC6:ADC Input Channel 6;		
			~	y	SPI1CLKC:SPI1 Clock(C);		
19	PA6	I/O	8/64	GPIO	UART0TXA:Uart0 Data Out(A);		
	/		Y	7	I2C_SCL(C);		
					TMR2:Timer2 Clock In;		
		~			PWM0:PWM Channel0 Output;		
		I/O	0/7:	CNO	ADC5:ADC Input Channel 5;		
20	20 PA5		8/64	GPIO	SPI0DAT3:SPI0 Data 3;		
	7,				UART1RXA:Uart1 Data In(A);		
PAD	VSS	G	/		Ground;		

2 Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

Symbol	Parameter	Min	Max	Unit
Tamb	Ambient Temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.5	V
HPVDD	Class D Audio Power Amplifier	-0.3	5.5	V
V _{VDDIO33}	3.3V IO Input Voltage	-0.3	3.6	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below.

2.2 PMU Characteristics

Table 2-2

Symbol	Parameter	Min	Тур	Max	Unit		Test Conditions
VBAT	Voltage Input	2.0	3.7	5.5	V)	_
V_{HPVDD}	Voltage Input	2.0	3.7	5.5	V		_
V_{VDDIO}	Voltage output	2.0	3.0	3.4	V		VBAT = 3.7V, 100mA loading
I_{VDDIO}	Loading current	_	-	100	mA		VBAT=3.7V

2.3 IO Input/Output Electrical Logical Characteristics

Table 2-3

IO input cha	racteristics)							
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions			
V_{IL}	Low-Level Input Voltage	-0.3	_	0.3* VDDIO	V	VDDIO = 3.3V			
V_{IH}	High-Level Input Voltage	0.7* VDDIO	-	VDDIO+0.3	V	VDDIO = 3.3V			
IO output ch	IO output characteristics								
Vol	Low-Level Output Voltage	-	-	0.33	V	VDDIO = 3.3V			
Von	High-Level Output Voltage	2.7	_	-	V	VDDIO = 3.3V			

2.4 Internal Resistor Characteristics


Table 2-4

Port	General Output	High Drive	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment	
PA0~PA12 PB0~PB2	8mA	64mA	10K	60K	1. PA0 default pull up	
PB8~PB11 (High Voltage Resistance)	8mA	_	10K	60K	PB0 & PB1 default pull down internal pull-up/pull-down resistance accuracy ±20%	



3 Package Information

3.1 QFN20






Figure 3-1. AD159A_QFN20 Package

4 Package Type Specification



5 Revision History

Date	Revision	Description			
2021.06.23	V1.0	Initial Release			
2023.03.23	V1.1	Modify the Features.			
	/				

