AD146A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version：V1.2

Date：2023.03.21

AD146A Features

CPU Core

- 32-bit CPU,the highest frequency is 160MHz

Clock Source

- RC Clock frequency about 16MHz
- LRC(low power RC) clock frequency about 32KHz
- HTC(low drift internal high frequency RC)clock frequency is 5MHz

Digital I/O

- Up to 20 programmable digital I/O pins
- USB DP/DM can be configured to normal I/O pins
- General the IO supports pull-up(10k),pull-down(60k), strong,weak output,input and high impedance
- Up to 8 external interrupt/wake-up source(low power available,can be multiplexed to any I/O, with hardware filter)
- Input channel and Output channel, provide arbitrary IO input and output options for some modules

Digital peripherals

- One Full Speed USB 1.1 PHY
- Two UART Controllers(UART0/1) UART1 supports DMA and Flow Control
- Two SPI Controllers with DMA(SPI0/1) support master mode and slave mode,SPI0 support 4bit,SPI1support 2bit

- One Spi Flash Controller to run code
- One SD host controller
- Two 16-bit Asynchronous Divider Timers
- IIS for digital Audio streaming, supports host and device mode
- One IIC Controller
- Four channel PWM output
- Infrared remote control decoder
- 0.5 watt Class-D audio amplifier output
- Watchdog

Analog Peripherals

- MIC amplifier circuit
- Two analog audio input channels
- 16 channel 10-bit high precision ADC
- 16-bit high precision ADC (mainly as recording)
- 16-bit high precision DAC
- Low voltage protection
- Power on reset

Operating Conditions

- Working voltage
  VBAT: 2.0v - 5.5v
  HPVDD: 2.0v - 5.5v
  VDDIO: 2.0v - 3.4v
- Operating Temperature: -40°C to +85°C

Package

- QFN32(4mm*4mm)

Application

- Sound Toy
- Audio player

1、Pin Definition

1.1 Pin Assignment

Figure 1-1   AD146A_QFN32 Package Diagram

1.2   Pin Description

Table 1-1   AD146A_QFN32 Pin Description

PIN NO.	Name	Type	Drive (mA)	Function	Description
1	PA14	I/O	8/64	GPIO	ADC11:ADC Input Channel 11; AUX1:Analog Channel 1 Input;
2	PA13	I/O	8/64	GPIO	ADC10:ADC Input Channel 10; AUX0:Analog Channel 0 Input; MIC_BIAS:Microphone Bias Output; CAP0:Timer0 Capture
3	PB1	I/O	8/64	GPIO	MIC_IN：MIC Input Channel;
4	AGND	G	/		Analog Ground;
5	VCOM	P	/		Analog Reference;
6	PB0	I/O	8/64	GPIO	ADC13:ADC Input Channel 13; DAC:Analog Audio Output; LVD:Low Voltage Detect；
7	VDDIO	P	/		GPIO Power;
8	VBAT	P	/		Battery Power Supply;
9	HPVDD	P	/		Class-D APA Power Supply;
10	DACPO	O	/		Class-D APA Positive Output;
11	DACNO	O	/		Class-D APA Negative Output;
12	PA12	I/O	8/64	GPIO	I2S_LRCK:Audio Link Word Select: SPI1DOB:SPI1 Data Out(B); SD0CMDB:SD0 Command(B); MCAP3:Motor Timer3 Capture;
13	PA11	I/O	8/64	GPIO	ADC9:ADC Input Channel 9; I2S_SCLK:Audio Link Serial Clock; SPI1CLKB:SPI1 Clock(B); SD0CLKB:SD0 Clock(b); MCAP2:Motor Timer2 Capture;
14	PA10	I/O	8/64	GPIO	ADC8:ADC Input Channel 8; I2S_DAT3:Audio Link Data3; SPI1DIB:SPI1 Data In(B); SD0DATB:SD0 Data(B); TMR1:Timer1 Clock In; MCAP1:Motor Timer1 Capture;

15	PA9	I/O	8	GPIO (High Voltage Resistance)	I2S_DAT2:Audio Link Data2; UART1TXB:Uart1 Data Out(B); UART1RXB:Uart1 Data In(B); I2C_SDA(D); CAP1:Timer1 Capture; PWM3:PWM Channel3 Output;
16	PA8	I/O	8	GPIO (High Voltage Resistance)	I2S_DAT1:Audio Link Data1; I2C_SCL(D); TMR0:Timer0 Clock In; PWM2:PWM Channel2 Output; OSCI:Crystal Oscillator Input;
17	PA7	I/O	8	GPIO (High Voltage Resistance)	MCLR; I2S_DAT0:Audio Link Data0;
18	PD3	I/O	8/64	GPIO	SPI0DIA(1):SPI0 Data1 In(A); SFCDIA(1):SFC Data1 In(A);
19	PD2	I/O	8/64	GPIO (pull up)	SPI0CSA:SPI0 Chip Select(A); SFCCSA:SFC Chip Select(A);
20	PD1	I/O	8/64	GPIO	SPI0DOA(0):SPI0 Data0 Out(A); SFCDOA(0):SFC Data0 Out(A);
21	PD0	I/O	8/64	GPIO	SPI0CLKA:SPI0 Clock(A); SFCCLKA:SFC Clock(A);
22	PD4	I/O	8/64	GPIO	Flash Power Gate;
23	PA6	I/O	8/64	GPIO	I2S_MCLK:Audio Link Master Clock; SPI1DIC:SPI1 Data In(C); SD0DATD:SD0 Data(D);
24	PA5	I/O	8/64	GPIO	ADC7:ADC Input Channel 7; SPI0DAT3:SPI0 Data Out3 SPI1DOC:SPI1 Data Out(C); SD0CMDC:SD0 Command(C); SD0CMDD:SD0 Command(D); UART0RXA:Uart0 Data In(A); I2C_SDA(C); PWM1:PWM Channel1 Output;
25	PA4	I/O	8/64	GPIO	ADC6:ADC Input Channel 6; SPI0DAT2:SPI0 Data 2; SPI1CLKC:SPI1 Clock(C); SD0CLKC:SD0 Clock(C); SD0CLKD:SD0 Clock(D); UART0TXA:Uart0 Data Out(A); I2C_SCL(C); TMR2:Timer2 Clock In; PWM0:PWM Channel0 Output;

26	USBDM	I/O	10	USB Negative Data (pull down)	ADC5:ADC Input Channel 5; SPI1DOA:SPI1 Data Out(A); SD0DATC:SD0 Data(C); UART1TXA:Uart1 Data Out(A); I2C_SDA(A);
27	USBDP	I/O	10	USB Positive Data (pull down)	ADC4:ADC Input Channel 4; SPI1CLKA:SPI1 Clock(A); UART1RXA:Uart1 Data In(A); I2C_SCL(A);
28	PA3	I/O	8/64	GPIO	ADC3:ADC Input Channel 3; SPI0DIB(1):SPI0 Data1 In(B); SPI1DIA:SPI1 Data In(A); SD0DATA:SD0 Data(A); PWM2L; MCAP0:Motor Timer2 Capture;
29	PA2	I/O	8/64	GPIO	ADC2:ADC Input Channel 2; SPI0DOB(0):SPI0 Data0 Out(B); SD0CMDA:SD0 Command(A); I2C_SDA(B); PWM2H;
30	PA1	I/O	8/64	GPIO	ADC1:ADC Input Channel 1; SPI0CLKB:SPI0 Clock(B); SD0CLKA:SD0 Clock(A); UART0RXB:Uart0 Data In(B); I2C_SCL(B); CAP2:Timer2 Capture;
31	PA0	I/O	8/64	GPIO (pull up)	Long Press Reset; ADC0:ADC Input Channel 0; UART0TXB:Uart0 Data Out(B);
32	PA15	I/O	8/64	GPIO	ADC12:ADC Input Channel 12; MIC_LDO:Microphone Power Output;
	PAD	G			Ground;

2、Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

Symbol	Parameter	Min	Max	Unit
Tamb	Ambient Temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.5	V
HPVDD	Class D Audio Power Amplifier	-0.3	5.5	V
$V_{VDDIO33}$	3.3V IO Input Voltage	-0.3	3.6	V

Note : The chip can be damaged by any stress in excess of the absolute maximum ratings listed below.

2.2 PMU Characteristics

Table 2-2

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
VBAT	Voltage Input	2.0	3.7	5.5	V	_
V_{HPVDD}	Voltage Input	2.0	3.7	5.5	V	_
V_{VDDIO}	Voltage output	2.0	3.0	3.4	V	VBAT = 3.7V, 100mA loading
I_{VDDIO}	Loading current	_	_	100	mA	VBAT=3.7V

2.4 IO Input/Output Electrical Logical Characteristics

Table 2-3

IO input characteristics						
Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
V_{IL}	Low-Level Input Voltage	-0.3	_	0.3* VDDIO	V	VDDIO = 3.3V
V_{IH}	High-Level Input Voltage	0.7* VDDIO	_	VDDIO+0.3	V	VDDIO = 3.3V
IO output characteristics						
V_{OL}	Low-Level Output Voltage	_	_	0.33	V	VDDIO = 3.3V
V_{OH}	High-Level Output Voltage	2.7	_	_	V	VDDIO = 3.3V

2.5 Internal Resistor Characteristics

Table 2-4

Port	General Output	High Drive	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0~PA6 PA10~PA15 PB0、PB1 PD0~PD4	8mA	64mA	10K	60K	1、PA0&PA7&PD2 default pull up 2、USBDM & USBDP default pull down 3、internal pull-up/pull-down resistance accuracy ±20%
PA7,PA8,PA9 (high voltage I/O)	8mA	–	10K	60K	
USBDP	10mA	–	1.5K	15K	
USBDM	10mA	–	180K	15K	

2.6 Audio DAC(PB0) Characteristics

Table 2-5

Parameter	Min	Typ	Max	Unit	Test Conditions
Frequency Response	20	–	16K	Hz	1KHz/0dB 100kohm loading With A-Weighted Filter
THD+N	–	-65	–	dB	
S/N	–	95	–	dB	
Output Swing	–	0.5	–	Vrms	
Dynamic Range		92	–	dB	1KHz/-60dB 100kohm loading With A-Weighted Filter
Output Resistance	–	8.3	–	K	–

2.7 Audio ADC Characteristics

Table 2-6

Parameter	Min	Typ	Max	Unit	Test Conditions
Dynamic Range	–	75	–	dB	1KHz/210mVrms line mode :6dB with cap PGAIS=2
S/N	–	79	–	dB	
THD+N	–	-70	–	dB	

3、 Package Information

3.1 QFN32

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0	0.02	0.05
b	0.15	0.20	0.25
c	0.18	0.20	0.25
D	3.90	4.00	4.10
D2	2.60	2.65	2.70
e		0.40BSC	
Nd		2.80BSC	
E	3.90	4.00	4.10
E2	2.60	2.65	2.70
Ne		2.80BSC	
K	0.20	–	–
L	0.35	0.40	0.45
L1	0.30	0.35	0.40
L2	0.15	0.20	0.25
h	0.30	0.35	0.40
L/平载体尺寸(H1)		112*112	

EXPOSED THERMAL PAD ZONE

BOTTOM VIEW

Figure 3-1. AD146A_QFN32 Package

4、 Revision History

Date	Revision	Description
2021.03.11	V1.0	Initial Release
2022.08.15	V1.1	Package information modification
2023.03.21	V1.2	Modify Features.