AD176A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: 1.0

Date: 2023.07.05



AD176A Features

CPU

- 32bit DSP
- Maximum speed 160MHz
- Interrupts with 8 priority level

Memory

Optional built-in flash memory

Clocks

- On-chip 16 MHz clock
- On-chip 200KHz lower-temperature-drift clock

Audio APA

- Support for driving 4 or 8 ohm speaker
- Mono Class-D Speaker Amplifier
 - 0.42W/8 Ω @3.7V
 - $0.17W/8 \Omega @2.4V$
 - 0.62W/4 Ω @3.7V
 - 0.25W/4 Ω @2.4V

Peripherals

- Three multi-function 16-bit timers, support capture and PWM mode
- Two UART Controllers(UART0/1) supports DMA and Flow Control
- One IIC Master controller

- Two SPI Master / Slaver controller with DMA SPI0 support 4bit, SPI1 support 2bit
- 16-channel 10-bit general purpose ADC
- 4-channel Advance PWM controller
- 22 Individually programmable and multiplexed GPIO pins
- Digital peripheral crossbar
- Up to 12 external interrupt / wake-up source (low power available,can be multiplexed to any I/O)
- Watchdog

PMU

- Less than 2uA soft off current
- VBAT range : 2.0V to 5.5V
- HPVDD range: 2.0V to 5.5V
- IOVDD range: 2.0V to 3.4V

Packages

QFN32(4mm*4mm)

Temperature

- Operating temperature: -40° C to $+85^{\circ}$ C
- Storage temperature: -65°C to +150°C

Applications

- Sound Toy
- Audio player
- Universal Microcontroller



1 Block Diagram




Figure 1-1 AD176A Block Diagram



2 Pin Definition

2.1 Pin Assignment




Figure 2-1 AD176A Package Diagram



2.2 Pin Description

Table 2-1 AD176A Pin Description

PIN		l		
NO.	Name	Туре	Function	Other Function
1 P	PA5	I/O	GPIO	ADC5:ADC Input Channel 5; PWMCK1; UART1 CTS:Uart1 clear to send; UART1 RTS:Uart1 request to send;
2 P	PA4	I/O	GPIO	ADC4:ADC Input Channel 4; PWMCK0; SPI0D3:SPI0 Data 3; UART0RX:Uart0 Data Input; PWMCH1H:Motor PWM Channel1(H);
3 P	PA3	I/O	GPIO	ADC3:ADC Input Channel 3; SPI0D2:SPI0 Data 2; UART0TX:Uart0 Data Output; PWMCH1L:Motor PWM Channel1(L); CAP0:Timer0 Capture; CAP2:Timer2 Capture; PWM0:Timer0 PWM Output;
4 P	PA2	I/O	GPIO	ADC2:ADC Input Channel 2; SPI0DI(1):SPI1 Data In(1); TMR0:Timer0 Clock Input; TMR2:Timer2 Clock Input; PWM2:Timer2 PWM Output;
5 P	PA1	ľO	GPIO	ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect;
6 P	PA0	I/O	GPIO (pull up)	Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);
7 E	DCVDD	P		Internal Power
	OVDD	PO	Power supply for GPIO	Built-in linear voltage regulator output;
	VBAT	PI	11.5	Power supply input;
	HPVDD	PI		Class-D APA Power supply;



11	HPVSS	G		Class-D APA Ground;
12	APAP	0		Class-D APA Positive Output;
13	APAN	0		Class-D APA Negative Output;
14	PB3	I/O	5V tolerant IO	
			5V tolerant IO	MCLR:Low level reset;
15	PB2	I/O	(pull up)	APA DON;
			(Pan ap)	Serial port code upgrade pin;
16	PB1	I/O	5V tolerant IO	APA DOP;
17	PB0	I/O	5V tolerant IO	
				ADC12:ADC Input Channel 12;
18	PA12	I/O	GPIO	PWMFP1;
				ADC11:ADC Input Channel 11;
19	PA11	I/O	GPIO	PWMFP0;
20	PA10	I/O	GPIO	ADC10:ADC Input Channel 10;
	11110	1.0	5776	ADC9:ADC Input Channel 9;
21	PA9	I/O	GPIO	Touch cap;
	112	1.0	(pull down)	CLK OUT2:Internal clock output2;
				ADC8:ADC Input Channel 8;
			GPIO	SPI1DI:SPI1 Data In;
22	PA8	I/O	(pull down)	WKUP;
			4	CLK OUT1:Internal clock output1;
				ADC7:ADC Input Channel 7;
		4		SPI1DO:SPI1 Data Out;
23	PA7	I/O	GPIO	UART1RX:Uart1 Data Input;
			(pull down)	EXTCLK:External clock source;
				CLKOUT0:Internal clock output0;
		1		ADC6:ADC Input Channel 6;
24	PA6	I/O	GPIO	SPI1CLK:SPI1 Clk;
			(pull down)	UART1TX:Uart1 Data Output;
25	NC		N. S.	
26	PD2	I/O	GPIO	SFCCS:SFC Chip Select;
			11	SFCDI:SFC Data In;
27	PD3	I/O	GPIO	ADC14:ADC Input Channel 14;
	Dan -	7/0	GPIO	Flash Power Gate;
28	FSPG	I/O	(pull down)	ADC15:ADC Input Channel 15;
29	PD0	I/O	GPIO	SFCCLK:SFC Clk;
	P.D.4	7/0	anto	SFCDO:SFC Data Out;
30	PD1	I/O	GPIO	ADC13:ADC Input Channel 13;
31	NC			
32	NC			
PAD	VSS	G		System ground;



Pin Type	Description	Pin Type	Description
P	Power	I/O	Input or Output
PI	Power Input	Ι	Input
PO	Power Output	О	Output
AO	Analog Output	G	Ground





3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	6	V
HPVDD	APA Power supplyVoltage	-0.3	6	V
$V_{\rm IOVDD}$	Voltage applied at IOVDD	-0.3	3.6	V
$ m V_{GPIO}$	Voltage applied to GPIO	-0.3	IOVDD+0.3	V
V _{HVIO}	Voltage applied to High Voltage Resistant IO	-0.3	+5.5	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

3.2 PMU Characteristics

Table 3-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	5.5	V	_
HPVDD	APA Power supplyVoltage	2.2	3.7	5.5	V	-
DCVDD	Voltage output	1.05	1.35	1.4	V	_
IOVDD	Voltage output	2.0	3.0	3.4	V	VBAT = 4.2V, 10mA loading
ЮУДД	Loading current	-		100	mA	IOVDD= 3.3 V@VBAT ≥ 3.6 V
$V_{ m LVD}$	Voltage input	1.8	2.5	2.5	V	Low-Voltage Detection of IOVDD

3.3 IO Input/Output Electrical Logical Characteristics

Table 3-3

GPIO input ch	GPIO input characteristics									
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions				
$ m V_{IL}$	Low-Level Input Voltage	-0.3	-	0.3* IOVDD	V	IOVDD = 3.0V				
$ m V_{IH}$	High-Level Input Voltage	0.7* IOVDD	-	IOVDD+0.3	V	IOVDD = 3.0V				
High Voltage R	esistant IO input chara	ecteristics								
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions				
$V_{\rm IL}$	Low-Level Input Voltage	-0.3	-	0.3* IOVDD	V	IOVDD = 3.0V				
$ m V_{IH}$	High-Level Input Voltage	0.7* IOVDD	_	+5V	V	IOVDD = 3.0V				
Resistant IO ou	Resistant IO output characteristics									
Symbol	Paramete	er	GPIO	Тур	Unit	Test Conditions				



	0.1*IOVDD Drive current	PA0~PA12 PD0~PD3	HD=1:-7 HD=2:-22 HD=3:-27		IOVDD = 3.0V	
$ m V_{OL}$		PB0~PB3	-7	mA		
	0.1*HPVDD Drive current APA IO total current limit of 400mA	APAN APAP	-400		HPVDD=3.7V	
	0.9*IOVDD Drive current	PA0~PA12 PD0~PD3	HD=1:7 HD=2:24 HD=3:56		IOVDD = 3.0V	
V_{OH}		PB0~PB3	7	mA		
	0.9*HPVDD Drive current APA IO total current limit of 400mA	APAN APAP	400		HPVDD=3.7V	

3.4 Internal Resistor Characteristics

Table 3-4

Port	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0~PA12,PB0~PB3,PD0~PD3	10K	200K	 PA0,PB2 default pull up PA6~PA9,FSPG default pull down Internal pull-up/pull-down resistance accuracy ±20%

3.5 Audio APA Characteristics

Table 3-5

Parameter	MODE	Min	Тур	Max	Unit	Test	Conditions
Frequency Response		20	/.4×	20K	Hz	R _L =10K	,VBAT=3.7V
	100	-	1.57	_	Vrms	$R_L=4\Omega$	
	Diff (N to P)	_	1.83	_	Vrms	$R_L=8\Omega$	f=1kHz/0dB
		_	2.22	_	Vrms	R _L =10K	VBAT=3.7V
Output Swing	Single-ended	_	1.11	_	Vrms	R _L =10K	
Output Swing	1 1 1	_	0.99	_	Vrms	$R_L=4\Omega$	
	Diff (N to P)	_	1.17	_	Vrms	$R_L=8\Omega$	f=1kHz/0dB
1		_	1.44	_	Vrms	R _L =10K	VBAT=2.4V
	Single-ended	_	0.72	_	Vrms	R _L =10K	
		_	0.62	_	W	$R_L=4\Omega$	f=1kHz/0dB
Outroot a comm	Diff (N to P)	_	0.42	_	W	$R_L=8\Omega$	VBAT=3.7V
Output power		_	0.25	_	W	$R_L=4\Omega$	f=1kHz/0dB
		_	0.17	_	W	$R_L=8\Omega$	VBAT=2.4V
		_	-31	_	dB	$R_L=4\Omega$	f=1kHz/0dB
	Diff (N to P)	_	-35	_	dB	$R_L=8\Omega$	
THD+N		_	-75	_	dB	R _L =10K	A-Weighted VBAT=3.7V
I HD+N	Single-ended	_	-70	_	dB	R _L =10K	VBA1=3./V
	Diff (NI 4- D)	_	-31	_	dB	$R_L=4\Omega$	f=1kHz/0dB
	Diff (N to P)	_	-36	_	dB	$R_L=8\Omega$	A-Weighted




	Diff (N to P)	_	-73	_	dB	R _L =10K	VBAT=2.4V
THD+N	Single-ended	_	-70	_	dB	R _L =10K	
		_	97	_	dB	$R_L=4\Omega$	0.41.77./0.17
	Diff (N to P)	_	97	_	dB	$R_L=8\Omega$	f=1kHz/0dB
		_	95	_	dB	R _L =10K	A-Weighted
CAL	Single-ended	_	75	_	dB	R _L =10K	VBAT=3.7V
S/N		_	94	_	dB	$R_L=4\Omega$	C 11 II /0 1D
	Diff (N to P)	_	94	_	dB	$R_L=8\Omega$	f=1kHz/0dB A-Weighted VBAT=2.4V
		_	88	_	dB	R _L =10K	
	Single-ended	_	72	_	dB	R _L =10K	V DA 1-2.4 V
		1	88	_	dB	$R_L=4\Omega$	£_11-11_/ (0.1D
	Diff (N to P)	-	88	_	dB	$R_L=8\Omega$	f=1kHz/-60dB A-Weighted
		_	86		dB	R _L =10K	VBAT=3.7V
Dynamic Range	Single-ended	_	75	7	dB	R _L =10K	V DA1-3./V
		_	87	_ 4	dB	$R_L=4\Omega$	f=1kHz/-60dB
	Diff (N to P)	_	87	X	dB	$R_L=8\Omega$	
		_	85		dB	$R_L=10K$	A-Weighted VBAT=2.4V
	Single-ended	_	74	_	dB	$R_L=10K$	V DA 1-2.4 V



4 Package Information

4.1 QFN32_4×4mm




SYMBOL	М	ILLIMETI	ΞR]
S1 MBOL	MIN	NOM	MAX	1
A	0.70	0.75	0.80	
A1	0	0.02	0.05	
b	0.15	0.20	0.25	
c	0.18	0.20	0.25	
D	3.90	4.00	4.10	
D 2	2.60	2.65	2.70	
e		0. 40BSC)	
Nd		2.80BSC		
Е	3. 90	4.00	4. 10	
E2	2.60	2.65	2.70	
Ne		2.80BSC		
K	0.20	-	-	
L	0.35	0.40	0.45	
L1	0.30	0.35	0.40	
L2	0.15	0.20	0.25	1
h 🥤	0.30	0.35	0.40	
L/F载後民日 (061)		112*11	2	
- C	10			•

Figure 4-1 AD176A Package



5 IC Marking Information



- ① LLLLLLLLL: Production Batch
- ② AD17Nx: Chip Model
- 3 Built-in flash size
 - 0: No Flash Memory
 - 2: 2Mbit Flash
 - 4: 4Mbit Flash
 - 8: 8Mbit Flash
 - 6: 16Mbit Flash
 - 3: 32Mbit Flash



6 Solder-Reflow Condition




Figure 6-1 Classification Reflow Profile

Classification Profiles

Table 6-1

Profile Feature		Sn-Pb Eutectic Assembly	Pb-Free Assembly	
	Temperature Min (T _{smin})	100 °C	150 ℃	
Preheat/	Temperature Max (T _{smax})	150 ℃	200 ℃	
Soak	Time (ts) from (T _{smin} to T _{sma} x)	60-120 seconds	60-180 seconds	
Average ra	amp-up rate $(T_{smax} \text{ to } T_p)$	3 °C/second max	3 °C/second max	
Liquidous	temperature (T _L)	183 ℃	217 ℃	
Time (t _L) 1	maintained above T _L	60-150 seconds	60-150 seconds	
Peak pack	age body temperature (Tp)	See Table 6-2.	See Table 6-3.	
Time with	in 5°C of actual Peak ure (tp)	10-30 seconds	20-40 seconds	
Ramp-down rate (T _p to T _L)		6 °C/second max.	6 °C/second max.	
Time 25	C to peak temperature	6 minutes max.	8 minutes max.	

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within 5° C of actual peak temperature (tp) specified for the reflow profiles is a "supplier" minimum and "user" maximum.

SnPb - Classification Temperature

Table 6-2

Package	Volume mm ³	Volume mm ³
Thickness	< 350	≥ 350
<2.5 mm	240 +0/-5 ℃	225 +0/-5 °C
≥ 2.5 mm	225 +0/-5 °C	225 +0/-5 °C



Pb-free - Classification Temperature Table 6-3

Package	Volume mm ³	Volume mm ³	Volume mm ³
Thickness	< 350	350 - 2000	> 2000
< 1.6mm	260 ℃	260 ℃	260 ℃
1.6 mm - 2.5mm	260 ℃	250 ℃	245 ℃
> 2.5mm	250 ℃	245 ℃	245 ℃





7 Revision History

Date	Revision	Description
2023.07.05	V1.0	Initial Release.

