Industrial IoT Baremetal Framework Developer Guide



Contents

| Chapter 1 Introduction | 3 |
|---|--------------|
| 1.1 QorlQ layerscape processor | |
| 1.2 Baremetal framework for QorlQ layerscape | 3 |
| 1.3 Supported processors and boards | 4 |
| Chapter 2 Getting started | 5 |
| 2.1 Hardware and software requirements | |
| 2.2 Hardware setup | |
| 2.2.1 LS1021A-IoT board | |
| 2.3 Building the baremetal images for master core and | |
| 2.3.1 Building U-Boot binary for the master core | |
| 2.3.2 Building baremetal binary for slave cores | |
| 2.4 Building the image through OpenIL | |
| 2.4.1 Getting OpenIL | |
| 2.4.2 Building the Baremetal Images | |
| 2.4.3 Booting up the Linux with Baremetal quickly | |
| Chapter 3 Running examples | 10 |
| 3.1 Preparing the console | |
| 3.2 Running bare metal binary | |
| | |
| Chapter 4 Development based on baremetal | framework 12 |
| 4.1 Developing the baremetal application | |
| 4.2 Example software | |
| 4.2.1 Main file app.c | 12 |
| 4.2.2 Common header files | 12 |
| 4.2.3 GPIO file | |
| 4.2.4 I2C file | _ |
| 4.2.5 IRQ file | |
| 4.3 ICC module | |
| 4.3.1 ICC examples | |
| 4.4 Hardware resource allocation | |
| 4.4.1 LS1021A-IoT board | 19 |
| Chapter 5 Known Issues | 23 |
| | |
| Chapter 6 Version Tracking | 2/ |

Chapter 1 Introduction

1.1 QorlQ layerscape processor

QorIQ layerscape processors are based on Arm® technology.

With the addition of NXP's next-generation QorlQ Layerscape series processors built on Arm core technology, the processor portfolio extends performance to the smallest form factor—from power-constrained networking and industrial applications to new virtualized networks and embedded systems requiring an advanced datapath and network peripheral interfaces.

1.2 Baremetal framework for QorlQ layerscape

The baremetal framework targets to support the scenarios that need low latency, real-time response, and high-performance. There is no OS running on the cores and customer specific application runs on that directly. The figure below depicts the baremetal framework architecture.




Figure 1. Baremetal framework architecture

The main features of the baremetal framework are as follows:

- Core0 runs as master which runs the operating system such as Linux, Vxworks.
- · Slave cores run on the baremetal application.



Supported processors and boards

- · Easy assignment of different IP blocks to different cores.
- Interrupts between different cores and high-performance mechanism for data transfer.
- · Different UART for core0 and slave cores for easy debug.
- · Communication via shared memory.

The master core0 runs the U-Boot, it then loads the baremetal application to the slave cores and starts the baremetal application. The following figure depicts the boot flow diagram:




Figure 2. Baremetal framework boot flow diagram

1.3 Supported processors and boards

The table below lists the industrial IoT features supported by various NXP processors and boards.

Table 1. Industrial IoT features supported by NXP processors

| Processor | Board | Main features supported |
|-----------|-------------|---|
| LS1021A | LS1021A-IoT | IRQ, GPIO, IPI, data transfer, IFC, I2C, UART |
| LS1043A | LS1043ARDB | |
| LS1046A | LS1046ARDB | |

Chapter 2 Getting started

This section describes how to set up the environment and run the baremetal examples on slave cores (assuming that the core0 is the master core and the other cores are the slave cores).

2.1 Hardware and software requirements

The following are required for running baremetal framework scenarios:

- Hardware: LS1021A-IoT or other QorIQ Layerscape board, serial cables
- · Software: OpenIL v1.1 release or later

2.2 Hardware setup

This section describes the hardware setup required for the NXP boards for running the baremetal framework examples.

2.2.1 LS1021A-IoT board

Two serial cables are needed, one is used for core0, which connects to USB0/K22 port for UART0, another one is used for slave cores which connects J8 and J17 together for UART1. The below table describes the pins for UART1.

Table 2. UART pins

| Pin name | Function |
|----------|------------|
| J8 pin7 | Ground |
| J17 pin1 | Uart1_SIN |
| J17 pin2 | Uart1_SOUT |

The figure below depicts the Uart1 hardware connections.



Figure 3. Uart1 hardware connection

In order to test GPIO, connect the two pins, GPIO24 and GPIO25 together, which are through J502.3 and J502.5.




Figure 4. GPIO24 and GPIO25 connection on LS1021A-IOT

2.3 Building the baremetal images for master core and slave cores

This section describes the steps to be used for building the baremetal images for master core and slave cores.

2.3.1 Building U-Boot binary for the master core

Perform the steps mentioned below:

- 1. Download u-boot source from the path below:
 - https://bitbucket.sw.nxp.com/scm/dnind/industry-uboot.git
- 2. Check it out to the branch LSDK-17.09.
- 3. Configure cross-toolchain on your host environment.
- 4. Then, build the U-Boot and flash it into the SD card as SD boot for core0 using the commands below:

```
$git clone https://bitbucket.sw.nxp.com/scm/dnind/industry-uboot.git
$git checkout LSDK-17.09
$make ls1021aiot_sdcard_baremetal_defconfig
$make
$dd if= u-boot-with-spl-pbl.bin of=/dev/mmcblk0 bs=512 seek=8
```

2.3.2 Building baremetal binary for slave cores

Perform the steps mentioned below:

- 1. Download the project source from the following path:
 - https://bitbucket.sw.nxp.com/scm/dnind/industry-uboot.git
- 2. Check it out to the branch baremetal.
- 3. Configure cross-toolchain on your host environment.
- 4. Then run the following commands:

```
$git checkout baremetal
$make ls1021aiot_baremetal_defconfig
$make
```

5. Finally, the file, U-boot . bin used for bare metal is generated. Copy it to the tftp server directory.

2.4 Building the image through OpenIL

The OpenIL project (Open Industry Linux) is designed for embedded industrial usage. It is an integrated Linux distribution for industry. With the OpenIL V1.1 release, the Baremetal can be built and implemented conveniently.

Currently, there are two LS1021A-IoT baremetal defconfig files:

- configs/nxp_ls1021aiot_baremetal_defconfig
- configs/nxp ls1021aiot baremetal ubuntu defconfig

2.4.1 Getting OpenIL

OpenIL V1.1 release is available at:

https://bitbucket.sw.nxp.com/scm/dnind/openil.git

To follow development, make a clone of the Git repository using the command below:

```
$ git clone https://bitbucket.sw.nxp.com/scm/dnind/openil.git
$ cd openil
```

Industrial IoT Baremetal Framework Developer Guide, Rev. 1.1, Mar 2018

Building the image through OpenIL

```
# checkout to the master branch
$ git checkout remotes/origin/master -b master
```

NOTE

- Build everything as a normal user. There is no need to be a root user to configure and use OpenIL.
 By running all commands as a regular user, you protect your system against packages behaving badly during compile and installation.
- Do not use make -jN to build OpenIL as the top-level parallel make is currently not supported.

CAUTION

The parameter PERL_MM_OPT would be defined because Perl local::lib is installed on your system. You should unset this option before starting Buildroot, otherwise the compilation of Perl related packages will fail. For example, you might encounter the error information of the PERL_MM_OPT parameter while running the make command in a host Linux environment such as this:

```
make[1]: *** [core-dependencies] Error 1
make: *** [_all] Error 2
```

To resolve it, just unset the PERL_MM_OPT option.

```
$ unset PERL_MM_OPT
```

2.4.2 Building the Baremetal Images

The two LS1021A-IoT Baremetal default configuration files can be found in directory "configs".

- configs/nxp_ls1021aiot_baremetal_defconfig
- configs/nxp ls1021aiot baremetal ubuntu defconfig

The files include all the necessary U-Boot, Baremetal, kernel configurations, and application packages for the filesystem. Based on these files, you can build a complete Linux + Baremetal environment for the LS1021A-IoT platform without any major changes.

To build the final LS1021A-IoT Baremetal images, simply run the following commands:

```
$ cd openil
$ make nxp_ls1021aiot_baremetal_defconfig
$ make
# or make with a log
$ make 2>&1 | tee build.log
```

NOTE

The ${\tt make}$ clean command should be implemented first before any other new compilation.

After the correct compilation, you can find all the images for the platform in the output/images directory.

Here is a view of the directory, output/images/

- bm-u-boot.bin --- baremetal image run on slave core
- --- boot.vfat
- Is1021a-iot.dtb --- dtb file for Is1021a-iot
- rootfs.ext2

| rootfs.ext2.gz |
|---|
| rootfs.ext2.gz.uboot ramdisk can be used for debug on master core |
| rootfs.ext4.gz -> rootfs.ext2.gz |
| rootfs.tar |
| sdcard.img entire image can be programmed into the SD |
| uboot-env.bin |
| u-boot-with-spl-pbl.bin uboot image for ls1021a-iot master core |
| ulmage kernel image for ls1021a-iot master core |
| version.json |

For more details about Open Industry Linux, refer to the document Open_Industrial_Linux_User_Guide.

2.4.3 Booting up the Linux with Baremetal quickly

Use the following steps to bootup the Linux + Baremetal system with the images built from OpenIL.

For platforms that can be booted up from the SD card, there is just one step required to program the sdcard.img.into SD card.

- 1. Insert an SD card (of at least 2GB size) into any Linux host machine.
- 2. Then, run the following commands:

```
$ sudo dd if=./output/images/sdcard.img of=/dev/sdx
# or in some other host machine:
$ sudo dd if=./output/images/sdcard.img of=/dev/mmcblkx
# find the right SD Card device name in your host machine and replace the "sdx" or "mmcblkx".
```

3. Then, insert the SD card into the target board (LS1021A-IoT) and power on.

After the above mentioned steps are complete, the Linux system is booted up on the master core (core 0), and the Baremetal system is booted up on slave core (core 1) automatically.

Chapter 3 Running examples

This section describes how to run the baremetal examples on the host environment.

3.1 Preparing the console

Prepare a USB to TTL serial line, connect the pins to LPUART of Arduino pins to use it as Uart1, please refer to the chapter 2.2

In order to change LPUART to UART pins, modify 44th byte of RCW to 0x00.

3.2 Running bare metal binary

Perform the steps listed below:

1. After starting U-Boot on the master, download the bare metal image: u-boot.bin on 0x84000000 using the command below:

```
=> tftp 0x84000000 xxxx/u-boot.bin
```

Where

- xxxx is your tftp server directory.
- 0x84000000 is the address of CONFIG_SYS_TEXT_BASE on bare metal.
- 2. Then, start bare metal cores using the command below:

```
=> cpu start 0x84000000
```

3. Last, the Uart1 port outputs the logs, and the baremetal application runs on slave cores successfully.

The figure below displays a sample output log.

```
U-Boot 2017.07-21736-g7fb4afc-dirty (Mar 15 2018 - 15:50:12 +0800)
CPU:
       Freescale LayerScape LS1021E, Version: 2.0, (0x87081120)
Clock Configuration:
       CPU0(ARMV7):1000 MHz,
       Bus:300 MHz, DDR:800 MHz (1600 MT/s data rate),
Reset Configuration Word (RCW):
      00000000: 0608000a 00000000 00000000 00000000
       00000010: 20000000 08407900 60025a00 21046000
       00000020: 00000000 00000000 00000000 00038000
       00000030: 20024800 841b1340 00000000 00000000
I2C: ready
DRAM: 256 MiB
EEPROM: NXID v16777216
      serial
Out: serial
Err: serial
Core[1] in the loop...
i2c read: 0xa0
[ok]i2c test ok
IRQ 0 has been registered as SGI
IRQ 195 has been registered as HW IRQ
SGI signal: Core[1] ack irq : 0
[ok]GPIO test ok
```

Figure 5. Bare metal output logs

Chapter 4 Development based on baremetal framework

This chapter describes how to develop customer specific application based on QorlQ layerscape baremetal framework.

4.1 Developing the baremetal application

The directory "app" in the U-boot repository includes the test cases for testing the I2C, GPIO and IRQ init features. You can write actual applications and store them in this directory.

4.2 Example software

This section describes how to analyze a GPIO sample code and use it to write the actual application.

4.2.1 Main file app.c

The main file <code>uboot/app/app.c</code>, is the main entrance for all applications. Users can modify the app.c file to add their applications. The following is a sample code of the file app.c that shows how to add the example test cases of I2C, IRQ, and GPIO.

```
void core1_main(void)
{
   test_i2c();
   test_irq_init();
   test_gpio();
   return;
}
```

4.2.2 Common header files

There are some common APIs provided by baremetal. The table below describes the header files that include the APIs.

Table 3. Common header file description

| Header file | Description |
|----------------|---|
| asm/io.h | Read/Write IO APIs. For example,raw_readb,raw_writeb, out_be32, and in_be32. |
| linux/string.h | APIs for manipulating strings. For example, strlen, strcpy, and strcmp. |
| linux/delay.h | APIs used for small pauses. For example, udelay and mdelay. |
| linux/types.h | APIs specifying common types. For example,u32 andu64. |
| | Table continues on the next page |

Table 3. Common header file description (continued)

| Header file | Description | |
|-------------|-------------------------------|--|
| common.h | Common APIs. | |
| | For example, printf and puts. | |

4.2.3 GPIO file

The file $\verb"uboot/app/test_gpio.c"$ is one example to test the GPIO feature, and shows how to write one GPIO application.

First, we need GPIO's header asm-generic/gpio.h, which includes all interfaces for GPIO. Then, we configure GPIO25 to OUT direction, and configure GPIO24 to IN direction. Last, when we write value 1 or 0 to GPIO25, we can receive the same value from GPIO24.

The table below shows the APIs used in the file test gpio.c example.

Table 4. GPIO APIs and their description

| Function declaration | Description |
|--------------------------------------|--|
| gpio_request (ngpio, label) | Requests GPIO. • ngpio - The GPIO number, such as 25, that is for GPIO25 • label - the name of GPIOI request. Returns 0 if OK, -1 on error. |
| gpio_direction_output (ngpio, value) | Configures the direction of GPIO to OUT and writes the value to it. • ngpio - The GPIO number, such as 25, that is for GPIO25 • value - the value written to this GPIO. Returns 0 if low, 1 if high, -1 on error. |
| gpio_direction_input (ngpio); | Configures the direction of GPIO to IN ngpio - The GPIO number, such as 24, that is for GPIO24; Returns 0 if ok, -1 on error. |
| gpio_get_value (ngpio) | Reads the value • ngpio - The GPIO number, such as 24, that is for GPIO24; • value – the value written to this GPIO. Returns 0 if low, 1 if high, -1 on error. |
| gpio_free (ngpio) | Frees the GPIO just requested • ngpio - The GPIO number, such as 24, that is for GPIO24; Returns 0 if ok, -1 on error. |

4.2.4 I2C file

The file ${\tt uboot/app/test_i2c.c}$ can be used as an example to test the I2C feature and shows how to write an I2C application.

First, include the I2C header file, i2c.h, which includes all interfaces for I2C. Then, you need to read a fixed data from offset 0 of Audio codec device(0x2A), if the data is 0xa0, it prints [ok] I2C test ok on console.

The table below shows the APIs used in the sample file, test_i2c.c.

Table 5. I2C APIs and their description

| Function declaration | Description |
|---|---|
| int i2c_set_bus_num (unsigned int bus) | Sets the I2C bus. bus- bus index, zero based Returns 0 if OK, -1 on error. |
| int i2c_read (uint8_t chip, unsigned int addr, int alen, uint8_t *buffer, int len) | Read data from I2C device chip. chip - I2C chip address, range 0127 addr - Memory (register) address within the chip alen - Number of bytes to use for addr (typically 1, 2 for larger memories, 0 for register type devices with only one register) buffer - Where to read/write the data len - How many bytes to read/write Returns 0 if ok, not 0 on error |
| int i2c_write (uint8_t chip, unsigned int addr, int alen, uint8_t *buffer, int len) | Writes data to i2c device chip. • chip - I2C chip address, range 0127 • addr - Memory (register) address within the chip • alen - Number of bytes to use for addr (typically 1, 2 for larger memories, 0 for register type devices with only one register) • buffer - Where to read/write the data • len - How many bytes to read/write Returns 0 if ok, not 0 on error |

4.2.5 IRQ file

The file, *uboot/app/test_irq_init.c* is an example to test the IRQ and IPI (Inter-Processor Interrupts) feature, and shows how to write an IRQ application.

First, you need the IRQ's header <code>asm/interrupt-gic.h</code>, which includes all interfaces for IRQ. Then, register an IRQ function for SGI 0. After setting a SGI signal, the CPU gets this IRQ and runs the IRQ function. You also need to register a hardware interrupt function to show how to use the external hardware interrupt.

SGI IRQ is used for inter-processor interrupts, and it can only be used between bare metal cores. In case you want to communicate between baremetal core and Linux core, refer to the ICC chapter. SGI IRQ id is 0-15, but 8 is reserved to be used for ICC.

The table below shows the APIs used in the sample file, test_irq_init.c.

Table 6. IRQ APIs and their description

| Return type API name (parameter list) | Description |
|---|---|
| void gic_irq_register (int irq_num, void (*irq_handle) (int)) | Registers an IRQ function. • irq_num- IRQ id, 0-15 for SGI, 16-31 for PPI, 32-1019 for SPI • irq_handle – IRQ function |
| void gic_set_sgi (int core_mask, u32 hw_irq) | Sets a SGI IRQ signal. • core_mask - target core mas • hw_irq - IRQ id |
| void gic_set_target (u32 core_mask, unsigned long hw_irq) | Sets the target core for hw IRQ. • core_mask - target core mas • hw_irq - IRQ id |
| void gic_set_type (unsigned long hw_irq) | Sets the type for hardware IRQ to identify whether the corresponding interrupt is edge-triggered or level-sensitive. • hw_irq - IRQ id |

4.3 ICC module

Inter-core communication (ICC) module works on Linux core (master) and Baremetal core (slave), provides the data transfer between cores via SGI inter-core interrupt and share memory blocks. It can support multi-core silicon platform and transfer the data concurrently and efficiently.

ICC module is structured based on two basics:

- SGI: Software-generated Interrupts in ARM GIC, used to generate inter-core interrupts. The ICC module uses the number 8 SGI interrupt for all Linux and Baremetal cores.
- Shared memory: A memory space shared by all platform cores. The base address and size of the share memory should be defined in header files before compilation.

ICC modules can work concurrently, lock-free among multi-core platform, and support broadcast case with Buffer Descriptor Ring mechanism.

The figure below shows the basic operating principle for data transfer from Core 0 to Core 1. After the data writing and head point moving to next, Core 0 triggers a SGI (8) to Core 1, then Core 1 gets the BD ring updated status and reads the new data, then moves the tail point to next.




Figure 6. BD rings for inter-core communication

For a multi-core platform (that is, four cores), the total BD rings are arranged as shown in the following figure. (See the BD rings on Core 0 and Core 1.)

| Core0 to Core1 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
|----------------|---|---|---|---|---|---|---|---|---|---|
| Core0 to Core2 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| Core0 to Core3 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| | | | | | | | | | | |
| Core1 to Core0 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| Core1 to Core2 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| Core1 to Core3 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |

Figure 7. BD rings for multi-core platform

All the ICC ring structures, BD structures and blocks for data are in the shared memory. A four-core platform ICC module would map the shared memory as shown in the figure below.




Figure 8. ICC shared memory map for the four-core platform

Generally, Core 0 runs Linux as master core, other cores run Baremetal as slaves. They obtain the same size of share memory to structure the rings and BDs, and split the blocks space with 4k unit for each block. The reserved space at the top of the share memory is out of the ICC module and for the custom usage.

For LS1021A platform with two cores, the share memory map is defined as:

- The total share memory size is 256 MB.
- The reserved space for custom usage is 16 MB at the top of the share memory space.
- Core 0 runs Linux as master core, the share memory size for ICC is 120 MB, in which the ring and BD structure space is 2 M, and the block space for data is 118 MB with 4K for each block.
- Core 1 runs Baremetal as slave core, the share memory size for ICC is 120 MB, in which the ring and BD structure space is 2M, and the block space for data is 118 MB with 4K for each block.

The ICC module includes two parts of the code:

- ICC code for Linux user space, works for data transfer between master core and slave cores. The code is integrated into the OpenIL and named icc package. After the compilation, the icc binary is put into the Linux filesystem.
- ICC code for Baremetal, runs on every slave core, works for data transfer between baremetal cores and master core.

The ICC code for Linux user space in OpenIL directory:

package/icc/src/

icc-main.c --- the example case commands

inter-core-comm.c

inter-core-comm.h --- include the header file to use ICC module

Makefile

The ICC code for Baremetal in Baremetal directory:

baremetal/

arch/arm/lib/inter-core-comm.c

arch/arm/include/asm/inter-core-comm.h --- include the header file to use ICC module

Industrial IoT Baremetal Framework Developer Guide, Rev. 1.1, Mar 2018

L—cmd/icc.c --- the example case commands

The APIs ICC exported out for usage in both Linux user space and Baremetal code.

Table 7. ICC APIs

| APIs | Description |
|--|---|
| unsigned long icc_ring_state(int coreid) | Checks the ring and block state. Returns: • 0 - if empty • !0 - the working block address currently. |
| Unsigned long icc_block_request(void) | Requests a block, which is ICC_BLOCK_UNIT_SIZE size. Returns: • 0 - failed • !0 - block address can be used. |
| void icc_block_free(unsigned long block) | Frees a block requested. Be careful if the destination cores are working on this block. |
| int icc_irq_register(int src_coreid, void (*irq_handle)(int, unsigned long, unsigned int)) | Registers ICC callback handler for received data. Returns: • 0 - on success • -1 - if failed. |
| int icc_set_block(int core_mask, unsigned int byte_count, unsigned long block) | Sends the data in the block to a core or multi-core. This triggers the SGI interrupt. Returns: 0 - on success -1 - if failed. |
| void icc_show(void) | Shows the ICC basic information. |
| int icc_init(void) | Initializes the ICC module. |

4.3.1 ICC examples

This section provides example commands for use cases in both Linux user space and Baremetal code. They can be used to check and verify the ICC module conveniently.

1. In Linux user space, use the command icc to display the supported cases.

```
root@OpenIL-Ubuntu:~# icc
icc show - Shows all icc rings status at this core
icc perf <core_mask> <counts> - ICC performance to cores <core_mask> with <counts> bytes
icc send <core_mask> <data> <counts> - Sends <counts> <data> to cores <core_mask>
icc irq <core_mask> <irq> - Sends SGI <irq> ID[0 - 15] to <core_mask>
icc read <addr> <counts> - Reads <counts> 32bit register from <addr>
icc write <addr> <data> - Writes <data> to a register <addr>
```

2. Likewise, in Baremetal system, use the command icc to view the supported cases.

```
root@OpenIL-Ubuntu:~# icc send 0x2 0x1f 128
gic_base: 0xb6fa0000, share_base: 0xa7e87000, share_phy: 0xb0000000, block_phy: 0xb0200000
ICC send testing ...
Target cores: 0x2, bytes: 128
ICC send: 128 bytes to 0x2 cores success
all cores: reserved_share_memory_base: 0xbf000000; size: 16777216
mycoreid: 0; ICC_SGI: 8; share_memory_size: 125829120
block_unit_size: 4096; block number: 30208; block_idx: 0
#ring 0 base: 0xa7e87000; dest_core: 0; SGI: 8
desc_num: 128; desc_base: 0xb0000048; head: 0; tail: 0
busy_counts: 0; interrupt_counts: 0
#ring 1 base: 0xa7e87024; dest_core: 1; SGI: 8
desc_num: 128; desc_base: 0xb00000448; head: 1; tail: 1
busy_counts: 0; interrupt_counts: 1
```

3. The ICC module command examples on LS1021A-IoT Linux (Core 0) + Baremetal (Core 1) system:

Run icc send 0x2 0x1f 128 to send 128 bytes data 0x1f to core 1.

```
root@OpenIL-Ubuntu:~# icc send 0x2 0x1f 128
gic_base: 0xb6fa0000, share_base: 0xa7e87000, share_phy: 0xb0000000, block_phy: 0xb0200000
ICC send testing ...
Target cores: 0x2, bytes: 128
ICC send: 128 bytes to 0x2 cores success
all cores: reserved_share_memory_base: 0xbf000000; size: 16777216
mycoreid: 0; ICC_SGI: 8; share_memory_size: 125829120
block_unit_size: 4096; block number: 30208; block_idx: 0
#ring 0 base: 0xa7e87000; dest_core: 0; SGI: 8
desc_num: 128; desc_base: 0xb0000048; head: 0; tail: 0
busy_counts: 0; interrupt_counts: 0
#ring 1 base: 0xa7e87024; dest_core: 1; SGI: 8
desc_num: 128; desc_base: 0xb00000448; head: 1; tail: 1
busy_counts: 0; interrupt_counts: 1
```

4. At the same time, Core 1 prints the receival information.

```
=> Get the ICC from core 0; block: 0xb0200000, bytes: 128, value: 0x1f
```

4.4 Hardware resource allocation

This section describes how to modify the codes for our actual application.

4.4.1 LS1021A-IoT board

4.4.1.1 Linux DTS

Remove cpu1 node on DTS, and remove all the devices that bare metal has used.

4.4.1.2 Memory configuration

LS1021A-IOT board has a 1 GB size DDR. The DDR memory can be configured into three partitions: 512M for core0 (Linux), 256M for core1 (bare metal), and 256M for shared memory.

The configuration is in the path: include/configs/ls1021aiot config.h.

```
#define CONFIG_SYS_DDR_SDRAM_SLAVE_SIZE (256 * 1024 * 1024)
#define CONFIG_SYS_DDR_SDRAM_MASTER_SIZE (512 * 1024 * 1024)
NOTE
```

Memory configuration must be consistent with the U-Boot configuration of core0.

Modify "CONFIG SYS MALLOC LEN" in include/configs/ls1021aiot_config.h to change the max size of malloc.

You can use functions included in malloc.h to allocate or free memory in your program. These functions are listed in the table below.

Table 8. Memory APIs description

| API name (type) | Description |
|---------------------------|--|
| void_t* malloc (size_t n) | Allocates memory |
| | n – length of allocated chunk |
| | Returns a pointer to the newly allocated chunk |
| void free (void *ptr) | Releases the chunk of memory pointed to by ptr (where ptr is a pointer to the chunk of memory) |

The memory configuration for bare metal is shown in the figure below.




Figure 9. Memory configuration

4.4.1.3 GPIO

LS1021A has four GPIO controllers. The configuration is defined in the file: arch/arm/dts/ls1021a-iot.dtsi. You can add a GPIO node in the file ls1021a-iot.dtsi to assign a GPIO resource to different cores. Following is a sample code for adding a GPIO node.

```
&gpio2
{
    status = "okay";
};
```

4.4.1.4 I2C

LS1021A has three I2C controllers. Configure the I2C bus on Is1021aiot_config.h using the below commands:

```
// include/configs/ls1021aiot_config.h:
#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
```

4.4.1.5 Hardware interrupts

LS1021A has six IRQs as external IO signals connected to interrupt the controller. We can use these six IRQs on bare metal cores. The ids for these signals, IRQ0-IRQ5 are: 195, 196, 197, 199, 200, and 201.

GIC interrupt APIs are defined in the file,<asm/interrupt-gic.h>. Following is a case showing how to register a hardware interrupt:

```
//register HW interrupt
void gic_irq_register(int irq_num, void (*irq_handle)(int));
void gic_set_target(u32 core_mask, unsigned long hw_irq);
void gic_set_type(unsigned long hw_irq);
```

4.4.1.6 IFC

LS1021aiot has no IFC device, but the LS1021a SoC has an IFC interface. Because IFC is multiplexed with QSPI, you need to modify RCW to use IFC interface, and add a configuration such as the following. (should be exactly same or can be similar). Below is provided a sample macro, user can modify his codes to support IFC.

Table 9.

```
#define CONFIG_FSL_IFC
#define CONFIG_SYS_CPLD_BASE 0x7fb00000
#define CPLD_BASE_PHYS CONFIG_SYS_CPLD_BASE
#define CONFIG_SYS_FPGA_CSPR_EXT (0x0)
#define CONFIG_SYS_FPGA_CSPR (CSPR_PHYS_ADDR(CPLD_BASE_PHYS) | \
CSPR_PORT_SIZE_8 | \
CSPR_MSEL_GPCM | \
CSPR_V)
#define CONFIG_SYS_FPGA_AMASK IFC_AMASK(64 * 1024)
#define CONFIG_SYS_FPGA_CSOR (CSOR_NOR_ADM_SHIFT(4) | \
CSOR_NOR_NOR_MODE_AVD_NOR | \
CSOR_NOR_TRHZ_80)
/* CPLD Timing parameters for IFC GPCM */
#define CONFIG_SYS_FPGA_FTIM0 (FTIM0_GPCM_TACSE(0xf) | \
FTIM0_GPCM_TEADC(0xf) | \
FTIM0_GPCM_TEAHC(0xf))
#define CONFIG_SYS_FPGA_FTIM1 (FTIM1_GPCM_TACO(0xff) | \
FTIM1_GPCM_TRAD(0x3f))
#define CONFIG_SYS_FPGA_FTIM2 (FTIM2_GPCM_TCS(0xf) | \
FTIM2_GPCM_TCH(0xf) | \
FTIM2_GPCM_TWP(0xff))
#define CONFIG_SYS_FPGA_FTIM3 0x0
#define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_FPGA_CSPR_EXT
#define CONFIG_SYS_CSPR1 CONFIG_SYS_FPGA_CSPR
#define CONFIG_SYS_AMASK1 CONFIG_SYS_FPGA_AMASK
#define CONFIG_SYS_CSOR1 CONFIG_SYS_FPGA_CSOR
#define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_FPGA_FTIM0
#define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_FPGA_FTIM1
#define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_FPGA_FTIM2
#define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_FPGA_FTIM3
```

Chapter 5 Known Issues

Table 10.

| Item | Description |
|------|-------------|
| 1 | |

Chapter 6 Version Tracking

Table 11.

| Date | Version | Comments | Author(s) |
|------------|---------|----------|-----------|
| 09/03/2018 | 0.1 | Draft | NXP |
| | | | |

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, Freescale, and the Freescale logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. All rights reserved.

© 2018 NXP B.V.



IIOT_Baremetal_DG

