VERILOG PLOTS


FLIP FLOP

```
VCD info: dumpfile flipflop wave.vcd opene
D=0 clk=0 01=x 0bar1=x 02=x 0bar2=x
D=1 clk=1 01=x 0bar1=x 02=0 0bar2=1
D=1 clk=0 Q1=1 Qbar1=0 Q2=0 Qbar2=1
D=0 clk=1 01=1 0bar1=0 02=1 0bar2=0
D=0 clk=0 01=0 0bar1=1 02=1 0bar2=0
D=1 clk=1 01=0 0bar1=1 02=0 0bar2=1
D=1 clk=0 Q1=1 Qbar1=0 Q2=0 Qbar2=1
D=1 clk=1 01=1 0bar1=0 02=1 0bar2=0
D=0 clk=0 01=1 0bar1=0 02=1 0bar2=0
D=1 clk=1 Q1=1 Qbar1=0 Q2=0 Qbar2=1
D=1 clk=0 01=1 0bar1=0 02=0 0bar2=1
D=1 clk=1 Q1=1 Qbar1=0 Q2=1 Qbar2=0
D=1 clk=0 Q1=1 Qbar1=0 Q2=1 Qbar2=0
D=1 clk=1 Q1=1 Qbar1=0 Q2=1 Qbar2=0
(base) ritama@ritama:~/Downloads/Project v
```




FINAL CIRCUIT

```
Studio Code
区馬店
VCD info: dumpfile test.vcd opened for o
clk=0 a=xxxx b=xxxx ci=x co=x s=xxxx
clk=1 a=xxxx b=xxxx ci=x co=x s=xxxx
clk=0 a=0000 b=0000 ci=0 co=x s=xxxx
clk=1 a=0000 b=0000 ci=0 co=x s=xxxx
clk=0 a=0001 b=0001 ci=0 co=0 s=0000
clk=1 a=0001 b=0001 ci=0 co=0 s=0000
clk=0 a=0010 b=0011 ci=1 co=0 s=0010
clk=1 a=0010 b=0011 ci=1 co=0 s=0010
clk=0 a=1111 b=0000 ci=0 co=0 s=0110
clk=1 a=1111 b=0000 ci=0 co=0 s=0110
clk=0 a=0000 b=1111 ci=0 co=0 s=1111
clk=1 a=0000 b=1111 ci=0 co=0 s=1111
clk=0 a=1111 b=1111 ci=0 co=0 s=1111
clk=1 a=1111 b=1111 ci=0 co=0 s=1111
clk=0 a=1111 b=1111 ci=1 co=1 s=1110
clk=1 a=1111 b=1111 ci=1 co=1 s=1110
clk=0 a=1000 b=1000 ci=0 co=1 s=1111
clk=1 a=1000 b=1000 ci=0 co=1 s=1111
clk=0 a=1000 b=1000 ci=1 co=1 s=0000
clk=1 a=1000 b=1000 ci=1 co=1 s=0000
clk=0 a=0101 b=0011 ci=0 co=1 s=0001
clk=1 a=0101 b=0011 ci=0 co=1 s=0001
clk=0 a=0101 b=0011 ci=1 co=0 s=1000
clk=1 a=0101 b=0011 ci=1 co=0 s=1000
clk=0 a=0110 b=1001 ci=0 co=0 s=1001
clk=1 a=0110 b=1001 ci=0 co=0 s=1001
clk=0 a=0110 b=1001 ci=1 co=0 s=1111
clk=1 a=0110 b=1001 ci=1 co=0 s=1111
clk=0 a=0111 b=0111 ci=0 co=1 s=0000
clk=1 a=0111 b=0111 ci=0 co=1 s=0000
clk=0 a=0111 b=0111 ci=1 co=0 s=1110
clk=1 a=0111 b=0111 ci=1 co=0 s=1110
clk=0 a=0111 b=0111 ci=1 co=0 s=1111
clk=1 a=0111 b=0111 ci=1 co=0 s=1111
clk=0 a=0111 b=0111 ci=1 co=0 s=1111
clk=1 a=0111 b=0111 ci=1 co=0 s=1111
clk=0 a=0111 b=0111 ci=1 co=0 s=1111
clk=1 a=0111 b=0111 ci=1 co=0 s=1111
1, Col 13 Spaces: 2 UTF-8 CRLF Verilog 🖔 1m
```




CARRY LOOK AHEAD


```
VCD info: dumpfile test2.vcd opened for out clk=x a=xxxx b=xxxx cin=x o=xxxx cout=x clk=1 a=xxxx b=xxxx cin=x o=xxxx cout=x clk=0 a=0000 b=0000 cin=0 o=0000 cout=0 clk=1 a=0000 b=0000 cin=0 o=0000 cout=0 clk=0 a=0011 b=0001 cin=0 o=0100 cout=0 clk=1 a=0011 b=0001 cin=0 o=0100 cout=0 clk=0 a=0011 b=0001 cin=0 o=0100 cout=0 clk=1 a=0011 b=0001 cin=0 o=0100 cout=0 clk=0 ritama@ritama:~/Downloads/Project_v
```




MAGIC PLOTS


• INVERTER







• XOR







• NOR







• NAND







• TSPC







• ADDER









• FULL CIRCUIT










NGSPICE

• TSPC




• ADDER






```
tpdr1 = 7.718883e-08 targ= 8.320483e-08 trig= 6.016000e-09
tpdf1 = 5.266701e-10 targ= 5.306701e-10 trig= 4.000000e-12
tpd1 = 3.88578e-08
```

• FINAL CIRCUIT





```
Measurements for Transient Analysis

tpdr1 = 2.010425e-08 targ= 2.010925e-08 trig= 5.000000e-12
tpdf1 = 8.015643e-08 targ= 1.001714e-07 trig= 2.001500e-08
tpd1 = 5.01303e-08
```