


TASK INTERFACE + EDA KNOWLEDGE

Circuit artifacts / initial model / target / train-validation data / metric / budget


OUTER LOOP: ITERATIVE CIRCUIT-MODEL DESIGN



Select / revisit

Interpret results

MODEL-DESIGN TREE + EXPERIMENT MEMORY



FEEDBACK FOR THE NEXT ITERATION

Observed errors + circuit context
Modeling explanation + experimental evidence
Extend / compare / revise / prune

After search

Freeze validation-selected models > Held-out test report (no feedback to search)