


# ADVANCED AVF RSS & FDIR

Yahui Cao

# Agenda

Intel Confidential - Internal Use Only




### **AVF Introduction**

**RSS Introduction** 

**FDIR Introduction** 


Virtual Channel Introduction


Usually different SRIOV Virtual Function has different VF driver




- AVF(Adaptive Virtual Function) is a specification:
  - Let one VF driver to drive different intel NIC.
  - Let VM image run on the new NIC without changes.

**Ideal AVF** 









(intel)


Intel Confidential – Internal Use Only


Network Platforms Group

### Real World AVF











(intel) Network Platforms Group Intel Confidential - Internal Use Only



#### 兼容性。

- How to support NIC's new feature:
  Base + Advanced
- Base mode support:
  - Device ID, mailbox
  - Checksum, TSO offload
  - Tx/RX, Multiqueue, MSIX
- Advanced feature:
  - Depend on NIC's capability
  - Need negotiation.



The following minimal features are supported by the AVF driver:

- 1. A mailbox to the PF driver
- 2. 4 Rx and Tx queue pairs
- 3. 5 MSI-X interrupts
- 4. Per vector interrupt moderation
- 5. An RSS table of 64 entries that can point to up to 4 queues
- 6. Basic Rx and Tx offloads (checksum and TSO for non-tunneled pa

The following features are optional and might be exposed by the hard


- More queues or more interrupts.
- 2. Extension of the RSS table so that it can point to a larger number
- RDMA support
- 4. VF VLAN trunking
- 5. VF promiscuous
- 6. Negotiate header-split
- 7. Negotiate Tx checksum/TSO for tunneled packets

(intel

### **ADV Intro**


CVL RSS & FDIR capability mapping into AVF

### Intel® Ethernet 800 Series Programmable Pipeline



## **ADV Intro**


CVL RSS & FDIR capability mapping into AVF




# **AVF Use Case**


#### 需要1/3 core进行流量分发。

- 5G UPF use 1/3 cores for traffic distribution.
- Use DCF + AVF can offload cpu





# Agenda




**AVF Introduction** 

**RSS Introduction** 

**FDIR Introduction** 


Virtual Channel Introduction

In early days, all network packets are forwarded to the single core.




早期,一个queue,一个core。


Here, all packets are forwarded only to the specific one process core. Network does not benefit from multicore.



package是到queue,不是到core吧

Then Microsoft introduces RSS to do load balancing.






Early days, NIC has only 1 queue. RSS is done by cpu cores on Windows.

只有一个queue怎么做RSS?

Linux RSS software implementation:
 Receive Packet Steering
 Receive Flow Steering

- NIC support for RSS:
  - 1. Hash for Single queue
  - 2. Hash for multi queue
  - 3. MSI/MSIX

#### 算hash, 查表,分发。



### **RSS** Use Case


Default setup:5-tuple

Business specific distribution:

PPPoE, GTP-U, etc.

flow create 0 ingress pattern eth / ipv4 / udp / gtpu / gtp\_psc / ipv4 / end actions rss types ipv4 l3-src-only end key\_len 0 queues end / end

# Agenda




**AVF Introduction** 

**RSS Introduction** 

**FDIR Introduction** 


Virtual Channel Introduction

However we can't let data go to specific core, which still destroys multicore performance




精准导流。细粒度优化。


Then Intel Flow Director is coming! FDIR can send incoming packets directly to the right core.



Flow Director has a match table to send matched packets to the desired process core.




#### Where is FD in CVL packet processing pipeline?




不同颜色的圆圈代表不同的action (e.g. switch: to QO, ACL: to Q1), 它们有不同的priority。


## **ADV Intro**

### Where is FD in CVL packet processing pipeline?





How FDIR function block is designed?




Network Platforms Group

通过package写表。 写表的过程其实就是收发包的过程。

### How to build FDIR look up table?

#### By FDIR TX/RX queues!



Picture From DPDK Summit North America 2019, Rte\_flow Optimization in i40e Driver - Chenmin Sun, Intel

### 1. Enable FDIR queues:

- a) Request for VSI
- b) Request for TX/RX queues
- c) Request for TX/RX irq
- d) Prepare Ring buffer
- 2. Allocate FDIR rule space
- 3. Build FDIR rule table

how?

Description	000 Carias	700 Carias
Resource	800 Series	700 Series
Rx Queues	2048	1536
Tx Queues	16K	1536
Tx Completion Queues	512	N/A
Tx Doorbell Queues	256	N/A
MSIX Vectors	2048	1168
RSS	768 (64), 16 (512), 8 (2K)	128 (64)
FD Filter	16K	8K
VSI	768	384
SR-IOV VF	256	128
Ternary Classification	40bits x 8K TCAM	N/A
Binary Classification	80bits x 32K CAM	1K MAC, 512 VLAN
VEB	256 (32 w/ Stats.)	16

FVL vs CVL resource table

Intel Confidential – Internal Use Only


Network Platforms Group

#### To enable FDIR queues

- a) Request for VSI
- What is VSI?
   Virtual Station Interface

An internal point-to-point
Ethernet connection which
connects an Ethernet port of a
VEB or VEPA to a vNIC

VSI type in CVL: VF, VMDq2, PF, EMP/MNG




#### To enable FDIR queues:

#### b) Request for TX/RX queue

#### Queues can be requested in Contiguous/Scattered mode


Contiguous LQP space owned by trusted VSIs Software (belong to the PF) defined by VSILAN\_QBASE per VSI

Non-Contiguous LQP space owned by VMDq2 VSIs defined by VSILAN\_QTABLEs and VF VSIs defined by VSILAN\_QTABLEs and VPLAN\_QTABLEs



### To enable FDIR queues:

d) Prepare Ring Buffer



### Allocate FDIR rule space:

How is FD rule space managed?

16K filter rules are shared among PFs by:


Unique ("guaranteed") 独占

· Shared ("best effort") 共享 , 先到先得。

e.g. In 25Gx4 Card: guaranteed = 512, best\_effort =

16K – 512 \* Active\_PF

目前, vf只用best effort里的资源。



#### How to Build FDIR rule table?


Initialize Field Vector Word

What is Field Vector? A combination set of Word Offset and Word Length

CVL support up to 24 words matching


The field vector specifies which packet header fields are considered when creating FDIR filters,

字段匹配:需要知道字段在以太网包里的偏移和长度。



PRTQF\_FD\_INSET for FDPCTYPE 'i'

Outcome Input Set for the FD filter for FDPCTYPE 'i'



匹配destination mac需要3个word

#### How to Build FDIR rule table?

OFFSET= 0, 2, 4

Initialize Field Vector Word

DESTINATION MAC	SOURCE MAC	
	I	

What is Field Vector?
A combination set of Word Offset and Word Length

OFFSET = X

OFFSET = X+8

PROTO

CHK\_SUM

TTL

CVL support up to 24 words matching

OFFSET = Y, Y+2

IP\_HDR TOS

OFFSET = Y+4, Y+6

ID

IP SOURCE

IP DESTINATION

ice\_fdir\_filter.c ice\_fdir\_parse\_pattern(){} //这个过程可以看看 const struct rte\_flow\_item\_ipv4 \*ipv4\_spec, \*ipv4\_mask;


#### How to Build FDIR rule table?

Initialize Field Vector Word

FV is initialized by creating Profile


E.g.
IPV4+TCP/UDP/SCTP
IPV6+TCP/UDP/SCTP
IPV4+UDP+VXLAN+MAC+IPV4+TCP
/UDP/SCTP
IPV4+UDP+GTPU+PDU+IPV4+TCP/
UDP/SCTP

创建profile的过程就是在初始化field vector。



#### How to Build FDIR rule table?


- 1. Create Profile
- 2. Program the input set value and table by FDIR TX queue.



Picture From DPDK Summit North America 2019, Rte\_flow Optimization in i40e Driver - Chenmin Sun, Intel

#### How to Build FDIR rule table?

- Create Profile
- 2. Program the input set value and table by FDIR TX queue.
  - a) Get free queue descriptor




Flow Director Filter Programming Descriptor Queue


#### 填包。

#### How to Build FDIR rule table?

- Create Profile
- 2. Program the input set value and table by FDIR TX queue.
  - a) Get free queue descriptor
  - b) Fill LAN+FDIR descriptor




#### FD Filter Programming Descriptor



#### Transmit Data Descriptor

#### How to Build FDIR rule table?

- Create Profile
- 2. Program the input set value and table by FDIR TX queue.
  - a) Get free queue descriptor
  - b) Fill LAN+FDIR descriptor
  - c) Prepare FDIR dummy packet



#### How to Build FDIR rule table?

- Create Profile
- 2. Program the input set value and table by FDIR TX queue.
  - a) Get free queue descriptor
  - b) Fill LAN+FDIR descriptor
  - c) Prepare FDIR dummy packet
  - d) Notify HW (Doorbell) and HW Write Back
- 3. Check programming status (Optional)
- 4. Check rule table space and size (Highly recommend)

### How to debug FDIR rule?

(E.g. pattern eth / ipv4 dst is 192.168.0.2 / end )

Check if Profile is created successfully and correctly for both control port and PF port.

#### Notes:

What's the difference between control port and main port in FDIR?

Control port in FDIR is responsible for building rule table by programming dummy packet. PF Port in FDIR is responsible for filtering packets by looking up rule table.

#### FDIR set rule steps


#### **Create Profile**


- Set rule through Flow Director TX/RX queue
  - Get free queue descriptor
  - Fill LAN+FDIR descriptor
  - Prepare FDIR dummy packet
  - Notify HW (Doorbell) and HW Write Back
- Check programming status (Optional)
- Check rule table space and size (Highly recommend)

## How to debug FDIR rule?

(E.g. pattern eth / ipv4 dst is 192.168.0.2 / end)

 Check if Profile is created successfully and correctly: Bind correct ptype?





# How to debug FDIR rule? (E.g. pattern eth / ipv4 dst is 192.168.0.2 / end)

 Check if Profile is created successfully and correctly: Bind correct field vector?

Thanks for Zhang Qi's great package analysis utility!

1/	OUT DEFINA	12
00	PD META 255	511
01	PD META 255	511
02	PD META 255	511
03	PD META 255	511
04	PD_META_255	511
05	PD_META_255	511
06	PD META 255	511
07	PD_META_255	511
08	PD_META_255	511
09	PD_META_255	511
0A	PD_META_255	511
0B	PD_META_255	511
0C	PD_META_255	511
OD .	PD_META_255	511
0E	PD_META_255	511
0F	PD_META_255	511
10	PD_META_255	511
11	PD_META_255	511
12	PD_META_255	511
13	PD_META_255	511
14	IPV4_DEPTH0	14
15	IPV4_DEPTH0	12
16	IPV4_DEPTH0	18
17	IPV4 DEPTH0	16
^^	DR META OFF	

# How to debug FDIR rule? (E.g. pattern eth / ipv4 dst is 192.168.0.2 / end)

- 1. Check if Profile is created successfully and correctly
- Check if dummy packet contains the correct training data

#### FDIR set rule steps

- 1. Create Profile
- 2. Set rule through Flow Director TX/RX queue
  - a) Get free queue descriptor
  - b) Fill LAN+FDIR descriptor
  - c) Prepare FDIR dummy packet

(gdb) x/64xb p	kt							
0x17fbc0700:	$0 \times 00$	0x00	$0 \times 00$	$0 \times 00$				
0x17fbc0708:	$0 \times 00$	$0 \times 00$	$0 \times 00$	$0 \times 00$	0x08	$0 \times 00$	0x45	$0 \times 00$
0x17fbc0710:	$0 \times 00$	0x14	$0 \times 00$	$0 \times 00$	0x40	0x00	$0 \times 00$	$0 \times 00$
0x17fbc0718:	$0 \times 00$	0x00	0xc0	0xa8	0x00	0x02	$0 \times 00$	$0 \times 00$
0x17fbc0720:	$0 \times 00$	0x00	0x00	0x00	0x00	0x00	$0 \times 00$	$0 \times 00$
0x17fbc0728:	$0 \times 00$	0x00	0x00	0x00	0x00	0x00	$0 \times 00$	$0 \times 00$
0x17fbc0730:	$0 \times 00$							
0x17fbc0738:	0x00	$0 \times 00$						

## How to debug FDIR rule? (E.g. pattern eth / ipv4 dst is 192.168.0.2 / end)

- 1. Check if Profile is created successfully and correctly
- Check if dummy packet contains the correct training data
- 3. HW Write Back mechanism can confirm that packet is transmitted successfully.
- Programming status report mechanism can confirm that packet is transmitted successfully.

#### FDIR set rule steps

- Create Profile
- 2. Set rule through Flow Director TX/RX queue
  - a) Get free queue descriptor
  - b) Fill LAN+FDIR descriptor
  - c) Prepare FDIR dummy packet
  - d) Notify HW (Doorbell) and HW Write Back
- 3. Check programming status (Optional)

# How to debug FDIR rule? (E.g. pattern eth / ipv4 dst is 192.168.0.2 / end)

- 1. Check if Profile is created successfully and correctly
- Check if dummy packet contains the correct training data
- 3. HW Write Back mechanism can confirm that packet is transmitted successfully.
- 4. Programming status report mechanism can confirm that packet is transmitted successfully.
- 5. Check Global/PF/VSI rule table space and size to make sure program succeed.

#### FDIR set rule steps

- Create Profile
- 2. Set rule through Flow Director TX/RX queue
  - a) Get free queue descriptor
  - b) Fill LAN+FDIR descriptor
  - c) Prepare FDIR dummy packet
  - d) Notify HW (Doorbell) and HW Write Back
- 3. Check programming status (Optional)
- 4. Check rule table space and size (Highly recommend)

#### 5. Check Global/PF/VSI rule table count increased to make sure program succeed.

At programming, the software can chose the space on which the filter is counted. If there is no space on the selected space, the programming request is rejected.

The software can track the number of programmed filters.

- Per PF: By PFQF\_FD\_CNT.FD\_GCNT and PFQF\_FD\_CNT.FD\_BCNT counters.
- Per VSI: By VSIQF\_FD\_CNT.FD\_GCNT and VSIQF\_FD\_CNT.FD\_BCNT counters.
- Globally: By the GLQF\_FD\_CNT.FD\_GCNT and GLQF\_FD\_CNT.FD\_BCNT counters.

#### **Highly recommend:**

- Important issue blocking DPDK PF FDIR POC and help a lot on IAVF FDIR POC.
- Almost necessary and sufficient condition of program success.
- Easy for debugging with little dependency on external tools.

### How to debug FDIR rule?

(E.g. pattern eth / ipv4 dst is 192.168.0.2 / end )

6. Send Test packets to LAN port and check if packets contains the desired input set value

E.g.

 $0xC0 0xA8 0x00 0x02 \rightarrow 192.168.0.2$ 

```
00 14 00 01 00 03 69 B9 C4 AB C0 A8 0B 0C C0 A8 ....i....
     00 02
>>> ls(p ipv4)
          : DestMACField
dst
                                                '00:00:00:00:01:03' (None)
          : SourceMACField
src
                                                'a4:bf:01:51:27:ca' (None)
          : XShortEnumField
                                              = 2048
                                                                (36864)
type
          : BitField (4 bits)
version
          : BitField (4 bits)
                                                                (None)
                                              = None
          : XBvteField
                                                                (0)
tos
           ShortField
                                              = None
                                                                (None)
          : ShortField
                                                               (1)
flags
          : FlagsField (3 bits)
                                              = <Flag 0 ()>
                                                               (<Flag 0 ()>)
          : BitField (13 bits)
                                                                (0)
frag
ttl
          : ByteField
                                                                (64)
                                              = 105
          : ByteEnumField
                                                                (0)
oroto
chksum
          : XShortField
                                              = None
                                                                (None)
           SourceIPField
                                                '192.168.11.12'
                                                               (None)
src
          : DestIPField
                                              = '192.168.0.2'
dst
                                                               (None)
          : PacketListField
                                              = []
                                                               ([1])
options
```

#### How to debug FDIR rule?

(E.g. pattern eth / ipv4 dst is 192.168.0.2 / end destinated to queue 14)

- 6. Check if Test LAN packets contains the desired input set value
- 7. Check LAN rx packets descriptor and FDIR domain flags, For dpdk, you can see:

Received packet with **FDIR matched ID=XXX** is directed to queue 14

#### Notes:

Checking Queue ID is not the most reliable way since packets may be missed by FDIR and then distributed by RSS to the same queue index.

Please check FDIR flags like "FDIR matched"

```
port 0/queue 14: received 1 packets
    src=A4:BF:01:51:27:CA - dst=00:00:00:00:01:03 - type=0x0800 - length=82 - nb_segs=1 - RSS hash=0x14ba313
6 - RSS queue=0xe - FDIR matched ID=0x0 - hw ptype: L2_ETHER L3_IPV4_EXT_UNKNOWN TUNNEL_GTPU INNER_L3_IPV4
    _EXT_UNKNOWN INNER_L4_NONFRAG - sw ptype: L2_ETHER L3_IPV4 L4_UDP - l2_len=14 - l3_len=20 - l4_len=8 - V
XLAN packet: packet type =32913, Destination UDP port =2152, VNI = 1193046 - Receive queue=0xe
    ol_flags: PKT_RX_RSS_HASH PKT_RX_FDIR_PKT_RX_L4_CKSUM_G00D PKT_RX_IP_CKSUM_G00D PKT_RX_FDIR_ID PKT_RX_OU
TER_L4_CKSUM_UNKNOWN
```


Intel Confidential - Internal Use Only


Network Platforms Group

## **FDIR Intro**

Use case:
PPPoE, GTP-U, etc.

flow create 0 ingress pattern eth / ipv4 / udp / gtpu teid is 0x12345678 / gtp\_psc qfi is 0x34 / end actions queue index 4 / end






## FDIR Use Case

看一下。


- Improve Memcached Performance: <a href="https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/intel-ethernet-flow-director.pdf">https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/intel-ethernet-flow-director.pdf</a>
- Impove Redis Performance: <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/ethernet/application-device-queues-with-redis-brief.html">https://www.intel.com/content/www/us/en/architecture-and-technology/ethernet/application-device-queues-with-redis-brief.html</a>

## FDIR Use Case

- Use case: **OVS Partial Offload:** 
  - 1. Set flow rule in HW flow create 0 ingress pattern eth / ipv4 / udp dst is 80 / end actions mark id 0x1234 end
  - 2. Packet hits hw flow rule and mark desc with FD ID field set to 0x1234
  - 3. Driver builds SKB with marks in step 2
  - Packet sent to OVS Port 4.
  - 5. OVS match uses mark id 0x1234 to avoid expensive lookup
  - 6. Forward to local ports



## Agenda



**AVF Introduction** 

**RSS Introduction** 

**FDIR Introduction** 

Virtual Channel Introduction

## Virtual Channel Intro

What is Virtual Channel:

VF PF virtual communication channel

avf channel 分为base mode和advance mode。

- Why Virtual Channel?
  - Resource negotiation: RSS, VLAN, MAC, QUEUE, IRQ...
  - HW management: RESET, EVENT...

## Virtual Channel Intro

Supported Virtual Channel Command:

```
VIRTCHNL OP UNKNOWN = 0,
VIRTCHNL OP VERSION = 1, /* must
VIRTCHNL OP RESET VF = 2,
VIRTCHNL OP GET VF RESOURCES = 3,
VIRTCHNL OP CONFIG TX QUEUE = 4,
VIRTCHNL OP CONFIG RX QUEUE = 5,
VIRTCHNL OP CONFIG VSI QUEUES = 6,
VIRTCHNL OP CONFIG IRQ MAP = 7,
VIRTCHNL OP ENABLE OUEUES = 8.
VIRTCHNL OP DISABLE QUEUES = 9,
VIRTCHNL OP ADD ETH ADDR = 10,
VIRTCHNL OP DEL ETH ADDR = 11,
VIRTCHNL OP ADD VLAN = 12,
VIRTCHNL OP DEL VLAN = 13,
VIRTCHNL OP CONFIG PROMISCUOUS MOD
VIRTCHNL OP GET STATS = 15,
VIRTCHNL OP RSVD = 16,
VIRTCHNL OP EVENT = 17, /* must A
```

```
VIRTCHNL OP CONFIG RSS KEY = 23,
 VIRTCHNL OP CONFIG RSS LUT = 24,
 VIRTCHNL OP GET RSS HENA CAPS = 25,
VIRTCHNL OP SET RSS HENA = 26,
 VIRTCHNL OP ENABLE VLAN STRIPPING =
VIRTCHNL OP DISABLE VLAN STRIPPING
 VIRTCHNL OP REQUEST QUEUES = 29,
VIRTCHNL OP ENABLE CHANNELS = 30,
 VIRTCHNL OP DISABLE CHANNELS = 31,
 VIRTCHNL OP ADD CLOUD FILTER = 32,
 VIRTCHNL OP DEL CLOUD FILTER = 33,
VIRTCHNL IPSEC
VIRTCHNL OP INLINE IPSEC = 34,
DCF SUPPORT
 VIRTCHNL OP DCF CMD DESC = 39,
```

```
DCF SUPPORT
 VIRTCHNL OP DCF CMD DESC = 39.
 VIRTCHNL OP DCF CMD BUFF = 40,
 VIRTCHNL OP DCF DISABLE = 41,
VIRTCHNL OP DCF GET VSI MAP = 42,
VIRTCHNL OP DCF GET PKG INFO = 43,
ADV AVF SUPPORT
VIRTCHNL OP GET SUPPORTED RXDIDS = 4
 VIRTCHNL OP ADD RSS CFG = 45,
 VIRTCHNL OP DEL RSS CFG = 46,
VIRTCHNL OP ADD FDIR FILTER = 47,
VIRTCHNL OP DEL FDIR FILTER = 48,
 VIRTCHNL OP QUERY FDIR FILTER = 49,
```

base mode


DCF, AVF相关(添加RSS config,添加flow director filter)

## Virtual Channel Intro

和PF通信的三种方式:PCIE MMIO, Mailbox, TX/RX

VM How virtual channel works? AVF Driver **Memory Context** Hardware Mailbox PCIE I/F Mailbox TX/RX PF driver是在kernel里的, AVF driver是在VM里的。 为什么不能把PF driver放到VM里? MMIO Queue Queue Kernel PF Driver Mailbox Queue Hypervisor PF VF NIC 为什么这边经过FW以后又跑到kernel里去了? FW FW转发到PF

## Virtchnl for RSS/FDIR design



hackson: virtual channel的workload

rte支持的语义转换成virtual channel支持的格式

Q & A