

# Agenda


- Ethernet controller overview
- DPDK PMD driver
- NIC Features





# Ethernet controller overview






Intel® 82580

- PHY
- MAC
- FIFO
- DMA
- Queue
- PCle





接收的时候有Rx Filter/Rx Scheduler.

发送和接收的时候 都有Payload Processor. 猜测是 添加package header。

Intel® X710/XL710



# **Rx** Descriptors

#### **Read Format**

Quad Word	6																																																I											
	3		Τ	Γ	Г				$\Box$	T	T	T	T	Γ	Γ	Γ	Γ	Γ	Γ	Γ	Γ	T	Τ	T	T	T	T	T	T	Τ	T	Γ	Γ	Γ	Γ	Γ	Γ	Г	П				T			T	T	T	Τ	Τ	T	T	Γ	Γ	Γ	Γ	Г	Γ	1	)
0	P	ad	cet	t E	uf	fe	r	٩d	dr	es	s																														_	_																		
1	Н	ea	de	r I	Зu	ffe	r	Αc	ldı	es	s																																																	
2	R	es	en	/e	d (	(0)	0	)																																																				
3	R	es	en	/e	d (	(0)	0	)																																																				
	6		-						-	1	1	+	+	-	F									-	-	-	+	-	-		-										-		-	-	-	1	1	7	Ŧ	Ŧ	Ŧ		F	-				F	-	

#### Write-Back Format

Quad Word	6 1 1 1 1 1 1	3	3 3	3 3 2 2	2	1	1 1 1	
	3	7         8	7 2	1097	€	6	5 4 3	
0	Filter Status			L2TAG1			rsv M	IRR / FCoE Context
1	Length		PTYPE	rsv	Error	Statu	ıs	
2	L2TAG2 (2nd)	L2TAG2 (1st)		rsv			rsvrsv	Ext_Status
3	FD Filter ID / Flexible Bytes Hi	gh		Flexible E	Bytes Low			
	€ 4	4	3	3		1 1		1 1 C
	3 8	7	2	1		8 7		2 1



# Tx Descriptors

#### **Read Format**


Quad Word	€				I									I							I		T								I				T				I	I						
	3	П	П	П	T			Τ	П		П		П			П				Π							П				Τ			T	Τ				Τ	Τ			Ι	П		O
0	Tx	Pac	ket	But	fe	r A	ddı	res	S																																					$\Box$
1	L2	Tag	1								T	к В	uff	er :	Siz	е					(	Offs	set												CI	ИD								D	TYP	$\Box$
	€	П	П	П					П	4	4										3 3													1	1				T					П		П
	3	ПΤ	TT	ТП	Т	Т	П	Т	П	8	17	Т	П	Т	Т	П	Т	Т	П	Т	4 :	П	Т	Т	П	Т	П	П	Т	П	Т	Т	П	ď	3	Т	П	П	Т	Т	П	т	T	न	$\neg \neg$	d

Write-Back: RS bit with DTYP = 0xF




# **Descriptor Ring Structure**

HAS fig. 10-6





### Rx flow






## Rx flow

- PMD checks completion
- Application frees mbuf
- PMD allocates mbuf
- PMD fills descriptor



#### Rx Overview



- 1. CPU Write Rx descriptor
- NIC Read Rx descriptor to get buffer address
- NIC Write Rx packet to buffer address
- 4. NIC Write Rx descriptor rx head
- CPU Read Rx descriptor (polling)




TRANSFORMING COMMUNICATIONS & STORAGE

## Tx flow

- PMD Checks completion
- PMD frees mbuf
- Application prepares mbuf
- PMD fills descriptor



#### Tx Overview




- CPU Prepare packet
- CPU Read Tx descriptor
- CPU Write Tx descriptor
- 4. NIC Read Tx descriptor to get buffer address
- 5. NIC Read Tx packet from buffer address
- 6. NIC Write Tx descriptor
- 7. CPU Read Tx descriptor





# Poll-Mode Drivers

# Data Plane Development Kit Architecture




## Mbuf

```
struct rte_mbuf {
            MARKER cacheline0;
            void *buf_addr; /**< Virtual address of segment buffer. */</pre>
            rte_iova_t buf_iova; /**< Physical address of segment buffer. */</pre>
            /* next 8 bytes are initialized on RX descriptor rearm */
            MARKER8 rearm data:
                                  /**< Offset of data. */
            uint16_t data_off;
            ..... packet type, pkt_len, data_len, rss, fd_id, vlan_tci .....
            /* remaining bytes are set on RX when pulling packet from descriptor */
            MARKER rx_descriptor_fields1;
            ..... port, ol_flags, nb_segs .....
            /* second cache line - fields only used in slow path or on TX */
            MARKER cacheline1 __rte_cache_min_aligned;
            union {
                        void *userdata: /**< Can be used for external metadata */</pre>
                        uint64_t udata64; /**< Allow 8-byte userdata on 32-bit */</pre>
            };
            struct rte_mempool *pool; /**< Pool from which mbuf was allocated. */
            struct rte_mbuf *next; /**< Next segment of scattered packet. */
             ..... tx_offload, .....
} __rte_cache_aligned;
```



## mbuf





### Rx offload

- PKT\_RX\_VLAN, PKT\_RX\_VLAN\_STRIPPED, PKT\_RX\_QINQ
   PKT\_RX\_QINQ\_STRIPPED
- PKT\_RX\_RSS\_HASH, PKT\_RX\_FDIR, PKT\_RX\_FDIR\_ID,
   PKT\_RX\_FDIR\_FLX
- PKT\_RX\_IP\_CKSUM\_UNKNOWN, PKT\_RX\_IP\_CKSUM\_GOOD,
   PKT\_RX\_IP\_CKSUM\_BAD, PKT\_RX\_IP\_CKSUM\_NONE
- PKT\_RX\_L4\_CKSUM\_UNKNOWN, PKT\_RX\_L4\_CKSUM\_BAD, PKT\_RX\_L4\_CKSUM\_GOOD, PKT\_RX\_L4\_CKSUM\_NONE

•




### Tx offload

```
#define PKT_TX_OFFLOAD_MASK ( \
       PKT_TX_OUTER_IPV6 | \
       PKT TX OUTER IPV4
       PKT_TX_OUTER_IP_CKSUM | \
       PKT TX VLAN PKT |
       PKT_TX_IPV6 |
       PKT_TX_IPV4 |
       PKT TX IP CKSUM |
       PKT TX L4 MASK |
       PKT TX IEEE1588 TMST | \
       PKT TX TCP SEG |
       PKT_TX_QINQ_PKT |
       PKT TX TUNNEL MASK |
       PKT TX MACSEC |
       PKT TX SEC OFFLOAD
       PKT TX UDP SEG |
       PKT TX OUTER UDP CKSUM)
```




# PMD Logical View




- Hardware PMDs implement the DPDK Ethernet device abstraction by programming NIC's registers or wrapping around ND Shared code.
- Receive and Transmit functions written from scratch, optimized for the hardware

# **Ethernet Device Framework**



#### lib/librte\_ethdev/rte\_ethdev\_core.h




# **Example DPDK Network Application**

```
int main(int argc, char **argv)
    /* Initialize environment */
    rte eal init(argc, argv);
    rte eal pci probe();
    /* Allocate memory for packet buffers */
    buf pool = rte mempool create("pool", num mbufs,..., socket id, FLAGS);
    /* Configure device */
    rte eth dev configure (port id, num rxqs, num txqs, &port conf);
    /* Configure device Rx/Tx queues */
    rte eth rx queue setup (port id, queue id, num rxds, socket id, &rx conf, buf pool);
    rte eth tx queue setup (port id, queue id, num txds, socket id, &tx conf);
    /* Start the device */
    rte eth dev start(port id);
    /* Echo back any received packets */
    while (!done) {
        /* Receive packets */
        num rx = rte eth rx burst(port id, queue id, pkt list, MAX BURST);
        if (!num rx) continue;
        /* Transmit packets */
        num tx = rte eth tx burst(port id, queue id, pkt list, num rx);
        while (num tx != num rx)
            /* uh oh... drop some pkts */
            rte pktmbuf free(pkt list[num tx++]);
    /* Stop the device */
    rte eth dev stop(port id);
```



#### Simple forward example



#### 1. Initialization

- Init Memory Zones and Pools
- Init Devices and Device Queues
- Start Packet Forwarding Application
- 2. Packet Reception (RX)
  - Poll Devices' RX queues and receive packets in bursts
  - Allocate new RX buffers from per queue memory pools to stuff into descriptors
- 3. Packet Transmission (TX)
  - Transmit the received packets from RX
  - Free the buffers that we used to store the packets



#### Bursting 批量分配释放buffer。

 Multiple buffers can be allocated, and sometimes freed, at once, removing per-packet overhead

#### Scattered

- Multi-segmented rte\_mbuf第一个mbuf
- EOP flag in descriptor indicates if the descriptor is the last one of the packet. 最后一个mbuf

#### Threshold

- rx free thresh: Drives the freeing of RX descriptors 32
- tx\_rs\_thresh : Drives the setting of RS bit on TXDs
- tx\_free\_thresh: Start freeing TX buffers if there are less free descriptors than this value


#### Number of descriptors on queue




#### **Vector PMD**

- Intel® SSE, AVX
- Bulk Processing

Intel® Advanced Vector Extensions (Intel® AVX) 1.0





Intel® AVX 2.0






# NIC features Overview:

-- Intel® Ethernet Controller XL710 (Fortville)




# Multi-queue



多核处理包,使用multi queue可以更好地利用多核性能。queue和core绑定


NIC	Rx Queue
NNT	128
FVL	1536
CVL	2048

# **Rx Processing pipeline**





看一下这个图。

# MAC VLAN filtering/Internal Switch/cloud filter




## Flow director






- rte\_mbuf->ol\_flags, rte\_mbuf->hash. fdir,
- Matching Key

# RSS – Receive Side Scaling



- rte\_mbuf->ol\_flags, rte\_mbuf->hash.rss
- LUT
- Queue region

## **DDP**



### **HW** offload

```
dev_info->rx_offload_capa =

DEV_RX_OFFLOAD_VLAN_STRIP |

DEV_RX_OFFLOAD_QINQ_STRIP |

DEV_RX_OFFLOAD_IPV4_CKSUM |

DEV_RX_OFFLOAD_TCP_CKSUM |

DEV_RX_OFFLOAD_TCP_CKSUM |

DEV_RX_OFFLOAD_OUTER_IPV4_CKSUM |

DEV_RX_OFFLOAD_KEEP_CRC |

DEV_RX_OFFLOAD_SCATTER |

DEV_RX_OFFLOAD_VLAN_EXTEND |

DEV_RX_OFFLOAD_VLAN_FILTER |

DEV_RX_OFFLOAD_JUMBO_FRAME |

DEV_RX_OFFLOAD_RSS_HASH;
```

```
dev_info->tx_offload_capa =

DEV_TX_OFFLOAD_VLAN_INSERT |

DEV_TX_OFFLOAD_QINQ_INSERT |

DEV_TX_OFFLOAD_IPV4_CKSUM |

DEV_TX_OFFLOAD_TCP_CKSUM |

DEV_TX_OFFLOAD_SCTP_CKSUM |

DEV_TX_OFFLOAD_OUTER_IPV4_CKSUM |

DEV_TX_OFFLOAD_TCP_TSO |

DEV_TX_OFFLOAD_TCP_TSO |

DEV_TX_OFFLOAD_GRE_TNL_TSO |

DEV_TX_OFFLOAD_GRE_TNL_TSO |

DEV_TX_OFFLOAD_GREVE_TNL_TSO |

DEV_TX_OFFLOAD_GENEVE_TNL_TSO |

DEV_TX_OFFLOAD_MULTI_SEGS |

dev_info->tx_queue_offload_capa;
```

## RX HW offload

- rte\_mbuf->ol\_flags indicate the Rx offload status
- Classification filter
- Checksum verification
- VLAN stripping
- CRC stripping

PKT_RX_VLAN_PKT	VLAN is stripping to
	descriptor
PKT_RX_RSS_HASH	RSS hash value is stored in
	mbuf
PKT_RX_FDIR	Flow director ID is stored
	in mbuf
PKT_RX_L4_CKSUM_BAD	Checksum verification
PKT_RX_IP_CKSUM_BAD	
PKT_RX_IEEE1588_PTP	IEEE1588
PKT_RX_IEEE1588_TMST	

# Pack type

 rte\_mbuf->ptype indicates the packet type according to NIC's parsing.

```
union {

uint32_t packet_type; /**< L2/L3/L4 and tunnel information. */

struct {

uint32_t l2_type:4; /**< (Outer) L2 type. */

uint32_t l3_type:4; /**< (Outer) L3 type. */

uint32_t l4_type:4; /**< (Outer) L4 type. */

uint32_t tun_type:4; /**< Tunnel type. */

uint32_t inner_l2_type:4; /**< Inner L2 type. */

uint32_t inner_l3_type:4; /**< Inner L3 type. */

uint32_t inner_l4_type:4; /**< Inner L4 type. */

};

};
```

#### Example:

```
RTE_PTYPE_L2_ETHER |
RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
RTE_PTYPE_L4_TCP
```

# Tx HW offload

- VLAN Insert
- Checksum offload
- TSO

```
/**< Offload features. */
uint64 t ol flags;
/* fields to support TX offloads */
union {
                                    /**< combined for easy fetch */
              uint64 t tx offload;
              struct {
                            uint64_t I2_len:7; /**< L2 (MAC) Header Length. */
                            uint64_t I3_len:9; /**< L3 (IP) Header Length. */
                            uint64 t l4 len:8; /** < L4 (TCP/UDP) Header Length. */
                            uint64 t tso segsz:16; /** < TCP TSO segment size */
                           /* fields for TX offloading of tunnels */
                            uint64_t outer_I3_len:9; /**< Outer L3 (IP) Hdr Length. */
                            uint64 t outer I2 len:7; /**< Outer L2 (MAC) Hdr Length. */
             };
};
```

# **Thanks**