# Some format issue in UVM cookbook

#### In page 277. lack of underline

```
//
// uvm field configure method prototype
function void configure (uvm reg
                                     parent, // The containing
register
                        int unsigned
                                                  // How many bits wide
                                       size,
                                                  // Bit offset within
                        int unsigned
                                      lsb pos,
the register
                                                 // "RW", "RO", "WO"
                        string
                                       access,
etc
                        bit
                                       volatile, // Volatile if bit is
```

# In page 278. lack of underline.

Register Model Overview 278

```
updated by hardware

uvm reg data t reset, // The reset value

bit has reset, // Whether the bit is

reset

bit is rand, // Whether the bit

can be randomized

bit individually accessible; //

i.e. Totally contained within a byte lane
```

How the configure method is used is shown in the register code example.

When the field is created, it takes its name from the string passed to its create method which by convention is the same as the name of its handle.

#### In page 280. lack of underline.

```
// uvm mem constructor prototype:
//
                                             // Name of the memory
function new (string
                               name,
model
              longint unsigned size,
                                              // The address range
              int unsigned
                                              // The width of the
                              n bits,
memory in bits
                               access = "RW", // Access - one of "RW"
              string
or "RO"
                               has_coverage = UVM NO_COVERAGE); //
              int
Functional coverage
```

## In page 283. Code format is weird.

## In page 287. lack of underline.

```
11
// uvm field configure method prototype
function void configure (uvm reg parent, // The containing
register
                      int unsigned size,
                                             // How many bits wide
                      int unsigned lsb pos,
                                              // Bit offset within
the register
                                    access, // "RW", "RO", "WO"
                      string
etc
                      bit
                                    volatile, // Volatile if bit is
updated by hardware
                      uvm_reg_data_t reset, // The reset value
                                    has reset, // Whether the bit is
                      bit
reset
                      bit
                                    is rand,
                                              // Whether the bit
can be randomized
                                    individually accessible; //
                      bit
i.e. Totally contained within a byte lane
```

Register Model Structure 290

#### In page 291. lack of underline.

Register Model Structure 291

```
uvm reg addr t
                                       offset,
                                                  // Register
address offset
                                       rights = "RW", // Register
                      string
access policy
                                       unmapped=0, // If true,
                      bit
register does not appear in the address map
                                                       // and a
frontdoor access needs to be defined
                      uvm_reg_frontdoor frontdoor=null);// Handle to
register frontdoor access object
// uvm map add mem method prototype:
                                                      // Memory
function void add mem (uvm mem
                                    mem,
object handle
                      uvm reg addr t offset,
                                                      // Memory
address offset
                                    rights = "RW",
                      string
                                                      // Memory
access policy
                      bit
                                    unmapped=0, // If true,
memory is not in the address map
```

#### In page 314. Code format is weird.

#### **ID Register**

A snapshot of some code that implements an ID register is below. (See the full example for the complete text).

#### In page 320. Code format is weird.

#### In page 321. Code format is weird.

```
APB_map.add_reg(rxtx0_reg, 32'h000000000, "RW");
APB_map.add_reg(rxtx1_reg, 32'h000000004, "RW");
APB_map.add_reg(rxtx2_reg, 32'h000000008, "RW");
APB_map.add_reg(rxtx3_reg, 32'h00000000c, "RW");
APB_map.add_reg(ctrl_reg, 32'h00000010, "RW");
APB_map.add_reg(divider_reg, 32'h00000014, "RW");
APB_map.add_reg(ss_reg, 32'h00000018, "RW");
APB_map.add_reg(ss_reg, 32'h00000018, "RW");
```

## In page 327. lack of underline.

```
//
// read task prototype
//
task read(output uvm status e
                                   status,
          output uvm reg data t
                                   value,
                                   path = UVM DEFAULT DOOR,
          input uvm door e
          input uvm reg map
                                   map = null,
          input | uvm sequence base parent = null,
          input int
                                   prior = -1,
          input uvm object
                                   extension = null,
                                   fname = "",
          input string
          input int
                                   lineno = 0);
```

## In page 328. lack of underline.

```
11
// write task prototype
//
task write (output uvm status e
                                     status,
           input uvm reg data t
                                     value,
           input uvm door e
                                     path = UVM DEFAULT DOOR,
           input | uvm reg map
                                    map = null,
           input | uvm sequence base parent = null,
           input int
                                     prior = -1,
           input uvm object
                                     extension = null,
           input string
                                     fname = "",
           input int
                                     lineno = 0);
```

#### In page 331. lack of underline.

```
11
// Prototype for the update task
//
task update (output uvm status e
                                       status,
                                      path = UVM DEFAULT DOOR,
            input uvm door e
            input uvm sequence base parent = null,
            input int
                                      prior = -1,
            input uvm object
                                      extension = null,
            input string
                                      fname = "",
            input int
                                       lineno = 0);
```

## In page 332. lack of underline.

```
// peek task prototype
task peek (output uvm status e
                                   status,
          output uvm reg data t
                                   value,
                                   kind = "",
          input string
          input | uvm sequence base parent = null,
          input uvm object
                                   extension = null,
          input string
                                   fname = "",
          input int
                                   lineno = 0);
//
// poke task prototype
task poke(output uvm status e
                                   status,
          input uvm reg data t
                                   value,
                                   kind = "",
          input string
          input | uvm sequence base parent = null,
          input uvm object
                                   extension = null,
          input string
                                   fname = "",
          input int
                                   lineno = 0);
//
// Examples - from within a sequence
//
uvm reg data t ctrl value;
uvm reg data_t char_len_value;
// Register level peek:
ctrl value = spi rm.ctrl.peek(status, ctrl value, .parent(this));
// Field level peek (char len is a field within the ctrl reg):
spi rm.ctrl.char len.peek(status, char len value, .parent(this));
```

## In page 333. lack of underline.

```
//
// mirror task prototype:
//
task mirror(output uvm status e
                                      status,
            input uvm check e
                                      check = UVM NO CHECK,
            input uvm door e
                                      path = UVM DEFAULT DOOR,
            input uvm sequence base parent = null,
            input int
                                      prior = -1,
                                      extension = null,
            input uvm object
            input string
                                      fname = "",
                                      lineno = 0);
            input int
```

#### In page 336. lack of underline.

```
//
// memory read method prototype
task uvm mem::read(output uvm status e status,
                                                //
Outcome of the write cycle
               // Offset
address within the memory region
              output uvm reg data t value,
                                                // Read
data
              input uvm door e
                            path = UVM DEFAULT DOOR, //
Front or backdoor access
              input uvm reg map
                                  map = null, // Which
map, memory might in be >1 map
               sequence
```

# In page 362. Code format is weird.

```
// Checks that the SPI master registers have
// all been accessed for both reads and writes

covergroup reg_rw_cov;

option.per_instance = 1; ADDR:

coverpoint address {

bins DATA0 = {0}; bins

DATA1 = {4}; bins DATA2 =

{8}; bins DATA3 = {5'hC};

bins CTRL = {5'h10};

bins DIVIDER = {5'h14};

bins SS = {5'h18};

}
```