














# DB-D3100-V1.2

| Page      | Title                     |       |
|-----------|---------------------------|-------|
| 01        | COVER & SYS DIAGRAM       |       |
| 02        | D3100                     |       |
| 03        | HDMI/AV_IN_USB            |       |
| 04        | LCD_AUDIO                 |       |
| 05        | POWER                     |       |
|           |                           |       |
|           |                           |       |
|           |                           |       |
|           |                           |       |
|           |                           |       |
|           |                           |       |
| Date      | Update History            | BY    |
| 2022-6-16 | Create the first version. | Terry |
| 2022-9-27 | add Reset                 | Terry |
| 2022-12-9 | add video buffer          | Terry |
|           |                           |       |
|           |                           |       |
|           |                           |       |





## HDMI IN


[2] HRX\_D0P <-- HRX\_D0P  
[2] HRX\_D0N <-- HRX\_D0N  
[2] HRX\_D1P <-- HRX\_D1P  
[2] HRX\_D1N <-- HRX\_D1N  
[2] HRX\_D2P <-- HRX\_D2P  
[2] HRX\_D2N <-- HRX\_D2N  
[2] HRX\_D3P <-- HRX\_D3P  
[2] HRX\_D3N <-- HRX\_D3N

[2] HRX\_HPD <-- HRX\_HPD  
[2] HRX\_SCL <-- HRX\_SCL  
[2] HRX\_SDA <-- HRX\_SDA

## Differential pairs Z0= 100 ohm


2 layer PCB SOC and HDMI socket must be on the same layer

2 layer PCB Traces width 8mil




## USB0/1

[2] USB0PP <-- USB0PP  
[2] USB0PN <-- USB0PN  
[2] USB1PP <-- USB1PP  
[2] USB1PN <-- USB1PN



## AV IN



## CVBS\_IN

[2] CVBS\_IN <-- CVBS\_IN  
[4] AUDIN\_INL <-- AUDIN\_INL






Zhuhai Hi-Chip Technology Co.,Ltd.

Size B Document Number 03\_HDMI/AV\_IN\_USB Rev V1.2  
Date: Friday, December 29, 2023 Sheet 3 of 5



[2] LVDS-DN[0..7] <<< LVDS-DN[0..7]  
 [2] LVDS-DP[0..7] <<< LVDS-DP[0..7]

[2] LVDS-CN[0..1] <<< LVDS-CN[0..1]  
 [2] LVDS-CP[0..1] <<< LVDS-CP[0..1]




|          |            |
|----------|------------|
| LVDS-DN0 | VOUT_VSYN0 |
| LVDS-DP0 | VOUT_HSYN0 |
| LVDS-DN1 | VOUT_DE    |
| LVDS-DP1 | VOUT_PCLK  |
| LVDS-DN2 | VOUT_B7    |
| LVDS-DP2 | VOUT_B8    |
| LVDS-DN3 | VOUT_B5    |
| LVDS-DP3 | VOUT_B4    |
| LVDS-DN3 | VOUT_B3    |
| LVDS-DP3 | VOUT_G7    |
| LVDS-DN4 | VOUT_G8    |
| LVDS-DP4 | VOUT_G5    |
| LVDS-DN5 | VOUT_G4    |
| LVDS-DP5 | VOUT_G3    |
| LVDS-DN6 | VOUT_G2    |
| LVDS-DP6 | VOUT_G1    |
| LVDS-CN1 | VOUT_R6    |
| LVDS-CP1 | VOUT_R5    |
| LVDS-DN7 | VOUT_R4    |
| LVDS-DP7 | VOUT_R3    |

RGB565 only for below 480P resolution

[illegible]


|     |           |   |           |
|-----|-----------|---|-----------|
| [2] | I2S_DO    | ⌞ | I2S_DO    |
| [2] | I2S_BCLK  | ⌞ | I2S_BCLK  |
| [2] | I2S_LRCK  | ⌞ | I2S_LRCK  |
| [2] | I2S_MCLK  | ⌞ | I2S_MCLK  |
| [3] | AUDIN_IN1 | ⌞ | AUDIN_IN1 |




|     |      |
|-----|------|
| Rev | V1.2 |
|-----|------|

Date: Thursday, December 21, 2023 Sheet 4 of 5


## VDDCORE 1.15V




## VDDO 1.5V





## VDD33 3.3V



## BACKLIGHT



## LCD VBIAS



## ADC8B

[2] ADC8B\_IN0 << ADC8B\_IN0

## IRRX

[2] IRRX << IRRX

## DC5V

