



LED\_1  
LED\_2  
LED\_3  
LED\_4






## VGA\_HS



Title <Title>			
Size B	Document Number <Doc>		Rev <Rev Code>
Date:	Saturday, May 06, 2017	Sheet 1 of 1	


Rev	
<RevCode:	







USBDM  
USBDP

### 5V转数字3.3V电路




### 5V转数字1.2V电路




Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Saturday, May 06, 2017	Sheet 1 of 1

SEG\_0 R\_6 > SEG\_0\_CTL  
 SEG\_1 R\_9 > SEG\_1\_CTL  
 SEG\_2 R\_10 > SEG\_2\_CTL  
 SEG\_3 R\_11 > SEG\_3\_CTL  
 SEG\_4 R\_12 > SEG\_4\_CTL  
 SEG\_5 R\_13 > SEG\_5\_CTL  
 SEG\_6 R\_14 > SEG\_6\_CTL  
 SEG\_7 R\_15 > SEG\_7\_CTL









<< SEG\_0\_CTL  
 << SEG\_1\_CTL  
 << SEG\_2\_CTL  
 << SEG\_3\_CTL  
 << SEG\_4\_CTL  
 << SEG\_5\_CTL  
 << SEG\_6\_CTL  
 << SEG\_7\_CTL





<< SEL2  
 << SEL1  
 << SEL0

Title			<Title>		
Size	Document Number				Rev
B	<Doc>				<RevCode>
Date:	Saturday, May 06, 2017		Sheet	1 of 1	

FPGA程序存储器配置电路



使用SO-G3封装



Title			<Title>
Size	Document Number	Rev	
B	<Doc>	<Rev Code>	
Date:	Saturday, May 06, 2017	Sheet	1 of 1