Computer Organization 2020

HOMEWORK 3 RISC-V CPU

Due date:

Overview

The goal of this homework is to help you understand how a RISC-V work and how to use Verilog hardware description language (Verilog HDL) to model electronic systems. In this homework, you need to implement ALU and decoder module and make your codes be able to execute *all RISC-V* instructions. You need to follow the instruction table in this homework and satisfy all the homework requirements. In addition, you need to verify your CPU by using Modelsim.

General rules for deliverables

- You need to complete this homework INDIVIDUALLY. You can discuss the homework with other students, but you need to do the homework by yourself. You should not copy anything from someone else, and you should not distribute your homework to someone else. If you violate any of these rules, you will get NEGATIVE scores, or even fail this course directly
- When submitting your homework, compress all files into a single **zip** file, and upload the compressed file to Moodle.
  - Please follow the file hierarchy shown in Figure 1.

F740XXXXX (your id) (folder)
src (folder) * Store your source code
report.docx (project report. The report template is already included. Follow the template to complete the report.)



Figure 1. File hierarchy for homework submission

- **Important!** DO NOT submit your homework in the last minute. Late submission is not accepted.
- You should finish all the requirements (shown below) in this homework and Project report.
- If your code can not be recompiled by TA successfully using modelsim, you will receive NO credit.
- Verilog and SystemVerilog generators aren't allowed in this course.

Instruction format:

- **R-type**

31 25	24 20	19 15	14 12	11 7	6 0		
funct7	**rs2**	**rs1**	**funct3**	**rd**	**opcode**	**Mnemonic**	**Description**
0000000	rs2	rs1	000	rd	0110011	ADD	rd = rs1 + rs2
0100000	rs2	rs1	000	rd	0110011	SUB	rd = rs1 - rs2
0000000	rs2	rs1	001	rd	0110011	SLL	rd = $rs1_u$ << rs2[4:0]
0000000	rs2	rs1	010	rd	0110011	SLT	rd = $rs1_s$ < $rs2_s$? 1 : 0
0000000	rs2	rs1	011	rd	0110011	SLTU	rd = $rs1_u$ < $rs2_u$? 1 : 0
0000000	rs2	rs1	100	rd	0110011	XOR	rd = rs1 ^ rs2
0000000	rs2	rs1	101	rd	0110011	SRL	rd = $rs1_u$ >> rs2[4:0]
0100000	rs2	rs1	101	rd	0110011	SRA	rd = $rs1_s$ >> rs2[4:0]
0000000	rs2	rs1	110	rd	0110011	OR	rd = rs1 | rs2
0000000	rs2	rs1	111	rd	0110011	AND	rd = rs1 & rs2
0000001	rs2	rs1	000	rd	0110011	MUL	result = $rs1_s$ * $rs2_s$ rd = result[31:0]
0000001	rs2	rs1	001	rd	0110011	MULH	result = $rs1_s$ * $rs2_s$ rd = result[63:32]
0000001	rs2	rs1	011	rd	0110011	MULHU	result = $rs1_u$* $rs2_u$ rd = result[63:32]

- **I-type**

31 20		19 15	14 12	11 7	6 0		
imm[11:0]		**rs1**	**funct3**	**rd**	**opcode**	**Mnemonic**	**Description**
imm[11:0]		rs1	010	rd	0000011	LW	rd = M[rs1 + imm]
imm[11:0]		rs1	000	rd	0000011	LB	rd =$M[rs1 + imm]_{bs}$
imm[11:0]		rs1	001	rd	0000011	LH	rd =$M[rs1 + imm]_{hs}$
imm[11:0]		rs1	100	rd	0000011	LBU	rd =$M[rs1 + imm]_{bu}$
imm[11:0]		rs1	101	rd	0000011	LHU	rd =$M[rs1 + imm]_{hu}$
imm[11:0]		rs1	000	rd	0010011	ADDI	rd = rs1 + imm
imm[11:0]		rs1	010	rd	0010011	SLTI	rd = $rs1_s$ < imm_s? 1:0
imm[11:0]		rs1	011	rd	0010011	SLTIU	rd = $rs1_u$ < imm_u? 1:0
imm[11:0]		rs1	100	rd	0010011	XORI	rd = rs1 ^ imm
imm[11:0]		rs1	110	rd	0010011	ORI	rd = rs1 | imm
imm[11:0]		rs1	111	rd	0010011	ANDI	rd = rs1 & imm
0000000	shamt	rs1	001	rd	0010011	SLLI	rd = $rs1_u$ << shamt
0000000	shamt	rs1	101	rd	0010011	SRLI	rd = $rs1_u$ >> shamt

0100000	shamt	rs1	101	rd	0010011	SRAI	rd = $rs1_s$ >> shamt
imm[11:0]		rs1	000	rd	1100111	JALR	rd = PC + 4 PC = imm + rs1 (Set LSB of PC to 0)

1. **Byte = 8bits**
2. **Half-word=16bits**
3. **LBU and LHU means load byte/half-word unsigned data.**

- **S-type**

31 25	24 20	19 15	14 12	11 7	6 0		
imm[11:5]	**rs2**	**rs1**	**funct3**	**imm[4:0]**	**opcode**	**Mnemonic**	**Description**
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW	M[rs1 + imm] = rs2
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB	$M[rs1 + imm]_b = rs2_b$
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH	$M[rs1 + imm]_h = rs2_h$

1. **SB and SH means store lowest byte or half-word of rs2 to the memory**
2. **For example : RS2 = 0xFF01FFF0(write data), RS1 = 0x3(address) SB rs2,(0) rs1 =>Mem[rs1][31:24] = F0 =>only write F0 to Mem[rs1] fourth byte.**

- **B-type**

31 25	24 20	19 15	14 12	11 7	6 0		
imm[12|10:5]	**rs2**	**rs1**	**funct3**	**imm[4:1|11]**	**opcode**	**Mnemonic**	**Description**
imm[12|10:5]	rs2	rs1	000	imm[4:1|11]	1100011	BEQ	PC = (rs1 == rs2) ? PC + imm : PC + 4
imm[12|10:5]	rs2	rs1	001	imm[4:1|11]	1100011	BNE	PC = (rs1 != rs2) ? PC + imm : PC + 4
imm[12|10:5]	rs2	rs1	100	imm[4:1|11]	1100011	BLT	PC = ($rs1_s$ < $rs2_s$) ? PC + imm : PC + 4
imm[12|10:5]	rs2	rs1	101	imm[4:1|11]	1100011	BGE	PC = ($rs1_s$ ≧ $rs2_s$)? PC + imm : PC + 4
imm[12|10:5]	rs2	rs1	110	imm[4:1|11]	1100011	BLTU	PC = ($rs1_u$ < $rs2_u$) ? PC + imm : PC + 4
imm[12|10:5]	rs2	rs1	111	imm[4:1|11]	1100011	BGEU	PC = ($rs1_u$ ≧ $rs2_u$) ? PC + imm : PC + 4

- **U-type**

31 12	11 7	6 0		
imm[31:12]	rd	opcode	Mnemonic	Description
imm[31:12]	rd	0010111	AUIPC	rd = PC + imm
imm[31:12]	rd	0110111	LUI	rd = imm

- **J-type**

31 12	11 7	6 0		
imm[20|10:1|11|19:12]	rd	opcode	Mnemonic	Description
imm[20|10:1|11|19:12]	rd	1101111	JAL	rd = PC + 4 PC = PC + imm

Homework Description

- **Module**
  - **a. <u>top_tb module</u>**
  - b. "top_tb" is not a part of CPU, it is a file that controls all the program and verify the correctness of our CPU. The main features are as follows: send periodical signal CLK to CPU, set the initial value of IM, print the value of DM, end the program.

    ※You do not need to modify this module.

  - **c. <u>top module</u>**

    "top" is the outmost module. It is responsible for connecting wires between CPU, IM and DM.

    Here are the wires:

    - *instr_read* represents the signal whether the instruction should be read in IM.
    - *instr_addr* represents the instruction address in IM.
    - *instr_out* represents the instruction send from IM .
    - *data_read* represents the signal whether the data should be read in DM.
    - *data_write* has four signal , and every signal represents the byte of the data whether should be wrote in DM.

      Mem[0] = {Mem[0][31:24],Mem[0][23:16],Mem[0][15:8],Mem[0][7:0]}

      data_write[3] => control Mem[0][31:24]

      data_write[2] => control Mem[0][23:16]

      data_write[1] => control Mem[0][15:8]

      data_write[0] => control Mem[0][7:0]

- *data_addr* represents the data address in DM.
- *data_in* represents the data which will be wrote into DM .
- *data_out* represents the data send from DM .

※You do not need to modify this module.

d. SRAM module

"SRAM" is the abbreviation of "Instruction Memory" (or "Data Memory"). This module saves all the instructions (or data) and send instruction (or data) to CPU according to request.



※You do not need to modify this module

e. CPU module

"CPU" is responsible for connecting wires between modules, please design a RISC-V CPU by yourself. You can write other modules in other files if you need, but remember to include those files in CPU.v.

※You should modify this module.

- **Reference Block Diagram**



- **Register File**

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	---
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	---
x4	tp	Thread pointer	---
x5	t0	Temporary / alternate link register	Caller
x6 – 7	t1 - 2	Temporaries	Caller
x8	s0/fp	Saved register / frame pointer	Callee
x9	s1	Saved register	Callee
x10 - 11	a0 - 1	Function arguments / return values	Caller
x12 - 17	a2 - 7	Function arguments	Caller
x18 - 27	s2 - 11	Saved registers	Callee
x28 - 31	t3 - 6	Temporaties	Caller

- **Test Instruction**

  a. <u>Memory layout</u>



Figure 2. Memory layout

- .text: Store instruction code.
- .init & .fini: Store instruction code for entering & leaving the process.
- .rodata: Store constant global variable.
- .bss & .sbss: Store uninitiated global variable or global variable initiated as zero.
- .data & .sdata: Store global variable initiated as non-zero
- .stack: Store local variables

b. <u>setup.S</u>

This program start at "PC = 0", execute function as followings:

1. Reset register file
2. Initial stack pointer and sections
3. Call main function
4. Wait main function return, then terminate program

c. <u>main.S</u>

This program start after setup.S, it will verify all RISC-V instructions (31 instructions).

d. <u>main0.hex & main1.hex & main2.hex & main3.hex</u>

Using the cross compiler of RISC-V to compile test program, and write result in verilog format. So you do not need to compile above program again.

Homework Requirements

1. score:
   a. Functional Simulation(80%) : TA will give you score based on the number of correct result.
   b. Performance(20%) : If your results are all correct, we will give you score based on the simulation cycle. The smaller cycle will get higher score. But if your results are not all correct, you will not get 20 point.
2. Complete the CPU that can execute all instructions from the *RISC-V ISA* section.
3. Verify your CPU with the benchmark and take a snapshot (e.g. Figure 3)



Figure 3. **S**napshot of correct simulation

a. Using **waveform** to verify the execute results.

b. Please annotate the waveform

4. Finish the Project Report.

a. Complete the project report. The report template is provided.

Important

When you upload your file, please make sure you have satisfied all the homework requirements, including the **File hierarchy**, **Requirement file** and **Report format**.

If you have any questions, please contact us.