计算机组成与系统结构 Computer Organization & System Architecture

Huang Kejie (黄科杰) 百人计划研究员


Office: 玉泉校区老生仪楼 304

Email address: huangkejie@zju.edu.cn

HP: 17706443800



Levels of Representation/Interpretation



Instruction Set Architecture (ISA)

- Job of a CPU (Central Processing Unit, aka Core): execute instructions
- Instructions: CPU's primitives operations
 - Like a sentence: operations (verbs) applied to operands (objects) processed in sequence ...
 - With additional operations to change the sequence
- CPUs belong to "families," each implementing its own set of instructions
- CPU's particular set of instructions implements an Instruction Set Architecture (ISA)
 - Examples: ARM, Intel x86, MIPS, RISC-V, IBM/Motorola
 PowerPC (old Mac), Intel IA64, ...

Instruction Set Architectures

- Early trend: add more instructions to new CPUs for elaborate operations
 - VAX architecture had an instruction to multiply polynomials!
- RISC philosophy (Cocke IBM, Patterson UCB, Hennessy Stanford, 1980s) – Reduced Instruction Set Computing
 - Keep the instruction set small and simple, in order to build fast hardware
 - Let software do complicated operations by composing simpler ones

RISC-V Green Card (in textbook)

- Inspired by the IBM 360 "Green Card"

NOTE

1.2)

2,7) 2.7)

7)

	~	ISC-V	Reference l	Data	RV64M Multiply Exten			
VALUE T	NTP.	GER INSTRUCTIONS, in al		Jutu	MNEMONIC		FNAME	DESCRIPTION (in Verilog)
NEMONIC :			DESCRIPTION (in Verilog)	NOTE	mul, mulw		MULtiply (Word)	R[rd] = (R[rs1] * R[rs2])(63:0)
d, addw		ADD (Word)	R[rd] = R[rs1] + R[rs2]	1)	mulh	R	MULtiply High	R[rd] = (R[rs1] * R[rs2])(127:64)
di,addiw					mulhu	R	MULtiply High Unsigned	R[rd] = (R[rs1] * R[rs2])(127:64)
d.,addiw		ADD Immediate (Word)	R[rd] = R[rs1] + imm	1)	mulhau	R	MULtiply upper Half Sign/Un	R[rd] = (R[rs1] * R[rs2])(127:64)
	R		R[rd] = R[rs1] & R[rs2]		div, divw	R	DIVide (Word)	R[rd] = (R[rs1] / R[rs2])
di.	I	AND Immediate	R[rd] = R[rs1] & imm		divu	R	DIVide Unsigned	R[rd] = (R[rs1] / R[rs2])
ipc	U	Add Upper Immediate to PC	R[rd] = PC + {imm, 12'b0}		rom, romw	R	REMainder (Word)	R[rd] = (R[rs1] % R[rs2])
đ		Branch EQual	if(R[rs1]—R[rs2) PC=PC+{imm,1b'0}		romu, romuw	R	REMsinder Unsigned (Word)	R[rd] = (R[rs1] % R[rs2])
e	SB	Branch Greater than or Equal	if(R[rs1]>=R[rs2) PC=PC+{imm,1b'0}		RV64F and RV64D Flor fld, flw		Point Extensions Load (Word)	F[rd] = M[R[rs1]+imm]
nu .	SB	Branch ≥ Unsigned	if(R[rs1]>-R[rs2)	2)	fsd, fsw	S	Store (Word)	M[R[rs1]+imm] = F[rd]
			PC-PC+(imm,1b'0)		fadd.s,fadd.d	R	ADD	F[rd] = F[rs1] + F[rs2]
t		Branch Less Than	if(R[rs1] <r[rs2) pc="PC+{imm,1b*0}</td"><td></td><td>fsub.s, fsub.d</td><td>R</td><td>SUBtract</td><td>F[rd] = F[rs1] - F[rs2]</td></r[rs2)>		fsub.s, fsub.d	R	SUBtract	F[rd] = F[rs1] - F[rs2]
tu	SB	Branch Less Than Unsigned	if(R[rs1] <r[rs2) pc="PC+{imm,1b*0}</td"><td>2)</td><td>fmul.s, fmul.d</td><td>R</td><td>MIT siply</td><td>F[rd] = F[rs1] * F[rs2]</td></r[rs2)>	2)	fmul.s, fmul.d	R	MIT siply	F[rd] = F[rs1] * F[rs2]
a	SB	Branch Not Equal	if(R[rs1]!-R[rs2) PC-PC+{imm,1b'0}		fdiv.o,fdiv.d	R	DIVide	F[rd] - F[rs1] / F[rs2]
rrc	1	Cont./Stat.RegRead&Clear	R[rd] = CSR;CSR = CSR & -R[rs1]		fsqrt.s,fsqrt.d	R	SQuare RooT	F[rd] - sqrt(F[rs1])
rrai	I	Cont./Stat.RegRead&Clear	R[rd] = CSR;CSR = CSR & -imm		fmadd.s, fmadd.d		Multiply-ADD	
		Imm			Imaud.s, Imaud.d	R		F[rd] = F[rs1] * F[rs2] + F[rs3]
ers	I	Cont./Stat.RegRead&Set	R[rd] = CSR; CSR = CSR R[rs1]			R	Multiply-SUBtract	F[rd] = F[rs1] * F[rs2] - F[rs3]
rsi	ī	Cont./Stat.RegRead&Set	R[rd] = CSR; CSR = CSR imm		fnmadd.s,fnmadd.d	R	Negative Multiply-ADD	F[rd] = -(F[rs1] * F[rs2] * F[rs3])
		Imm	iquaj con, con con mini		fnmsub.s,fnmsub.d	R		F[rd] = -(F[rs1] * F[rs2] - F[rs3])
rw	1	Cont./Stat.RegRead&Write	R[rd] = CSR; CSR = R[rs1]		fsgnj.s,fsgnj.d	R	SiGN source	F[rd] = { F[rs2]<63>,F[rs1]<62.0>}
rwi	Î	Cont./Stat.Reg Read&Write	R[rd] - CSR; CSR - imm		fsgnjn.s,fsgnjn.d fsgnjx.s,fsgnjx.d	R R	Negative SiGN source Xor SiGN source	F[rd] = { (~F[rs2]<63>), F[rs1]<62:0 F[rd] = {F[rs2]<63>^F[rs1]<63>,
roak	ī	Environment BREAK	Transfer control to debugger					F[rs1]<62:0>}
11	î	Environment CALL			fmin.s, fmin.d	R	MINimum	$F[rd] = (F[rs1] \le F[rs2]) ? F[rs1] : F[:$
ice	I		Transfer control to operating system		fmax.s, fmax.d	R	MAXimum	F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs1]
		Synch thread	Synchronizes threads		feq.s, feq.d	R	Compare Float EQual	R[rd] = (F[rs1]== F[rs2]) ? 1 : 0
ce.i	1	Synch Instr & Data	Synchronizes writes to instruction		flt.s, flt.d	R	Compare Float Less Than	R[rd] = (F[rs1] < F[rs2]) ? 1:0
		187 200,000.0	stream		fle.s, fle.d	R	Compare Float Less than or =	R[rd] = (F[rs1] <= F[rs2]) ? 1:0
		Jump & Link	R[rd] = PC+4; PC = PC + (imm, 1b'0)		folass.s, folass.d	R	Classify Type	R[rd] = class(F[rs1])
r	1	Jump & Link Register	R[rd] = PC+4; PC = R[rs1]+imm	3)	fmv.s.x, fmv.d.x	R	Move from Integer	F[rd] - R[rs1]
	I	Load Byte	R[rd] -	4)	fmv.x.o, fmv.x.d		Move to Integer	
			{56'bM[](7),M[R[rs1]+imm](7:0)}			R	Convert to SP from DP	R[rd] = F[rs1]
	I	Load Byte Unsigned	$R[rd] = \{56'b0,M[R[rs1]+imm](7:0)\}$		Icvt.s.d	R	Convert to SP from SP	F[rd] = single(F[rs1])
	1	Load Doubleword	R[rd] = M[R[rs1]+imm](63:0)		fovt.d.s	R		F[rd] - double(F[rs1])
	I	Load Halfword	R[rd] =	4)	fort.s.w,fort.d.w	R	Convert from 32b Integer	F[rd] = float(R[rs1](31:0))
			{48'bM[](15),M[R[rs1]+imm](15:0)}		fovt.s.1,fovt.d.1		Convert from 64h Integer	F[rd] = float(R[rs1](63:0))
	I	Load Halfword Unsigned	R[rd] = {48'b0,M[R[rs1]+imm](15:0)}		fort.s.wu,fort.d.wo	R	Convert from 32b Int	F[rd] = float(R[rs1](31:0))
	U	Load Upper Immediate	R[rd] = {32b'imm<31>, imm, 12'b0}		fovt.s.lu,fovt.d.lu	R	Unsigned Convert from 64b Int	F[rd] = float(R[rs1](63:0))
	I	Load Word	R[rd] =	4)		_	Unsigned	
		0 1000 100 10 10	{32'bM[](31),M[R[rs1]+imm](31:0)}		fcvt.w.s,fcvt.w.d		Convert to 32b Integer	R[rd](31:0) = integer(F[rs1])
	1	Load Word Unsigned	$R[rd] = \{32b0,M[R[rs1]+imm](31:0)\}$		fcvt.l.s,fcvt.l.d		Convert to 64b Integer	R[rd](63:0) = integer(F[rs1])
		OR	R[rd] - R[rs1] R[rs2]		fovt.wu.s,fovt.wu.d			R[rd](31:0) - integer(F[rs1])
	I	OR Immediate	R[rd] = R[rs1] imm		fort.lu.s,fort.lu.d	R	Convert to 64b Int Unsigned	R[rd](63:0) = integer(F[rs1])
	S	Store Byte	M[R[rs1]+imm](7:0) = R[rs2](7:0)		RV64A Atomtic Extensi			
	S	Store Doubleword	M[R[rs1]+imm](63:0) = R[rs2](63:0)		amoadd.w,amoadd.d	R	ADD	R[rd] = M[R[rs1]],
	S	Store Halfword	M[R[rs1]+imm](15:0) = R[rs2](15:0)					M[R[rs1]] = M[R[rs1]] + R[rs2]
sllw	R	Shift Left (Word)	$R[rd] = R[rs1] \ll R[rs2]$	1)	amoand.w,amoand.d	R	AND	R[rd] = M[R[rs1]],
i,slliw	I	Shift Left Immediate (Word)	R[rd] = R[rs1] << imm	1)	amomax, w, amomax, d	R	MAXimum	M[R[rs1]] = M[R[rs1]] & R[rs2] R[rd] = M[R[rs1]],
	R	Set Less Than	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	.,		15		if (R[n2] > M[R[n1]]) M[R[n1]] = R[n
1	I	Set Less Than Immediate	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0 R[rd] = (R[rs1] < imm) ? 1 : 0		amomaxu.w,amomaxu.d	R	MAXimum Unsigned	R[rd] = M[R[rs1]],
in	Î			20				$if\left(R[rs2]>M[R[rs1]]\right)M[R[rs1]]=R[rs1]$
		Set < Immediate Unsigned	R[rd] = (R[rs1] < imm) ? 1 : 0	2)	amomin.w,amomin.d	R	MINimum	R[rd] = M[R[rs1]],
u	R	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	2)	amominu.w.amominu.d	12	MDNimum Unsigned	$if(R[rs2] \le M[R[rs1]]) M[R[rs1]] = R[re R[rd] = M[R[rs1]],$
sraw	R	Shift Right Arithmetic (Word)	R[rd] = R[rs1] >> R[rs2]	1,5)	measure sy amount and	K	Constitution Congress	if (R[rs2] < M[R[rs1]) M[R[rs1]] = R[rs
	1	Shift Right Arith Imm (Word)		1,5)	amoor.w,amoor.d	R	OR	R[rd] - M[R[rs1]],
i,sraiw	R	Shift Right (Word)	$R[rd] - R[rs1] \gg R[rs2]$	1)				M[R[rs1]] = M[R[rs1]] R[rs2]
	1	Shift Right Immediate (Word)		1)	amoswap.w,amoswap.d		SWAP	R[rd] = M[R[rs1]], M[R[rs1]] = R[rs]
,srlw		SUBtract (Word)	R[rd] = R[rs1] = R[rs2]	1)	amoxor.w,amoxor.d	R	XOR	R[rd] - M[R[rs1]],
,srlw i,srliw	R		coloni colone) colone)	.,		D	Load Reserved	$M[R[rs1]] = M[R[rs1]] \wedge R[rs2]$ R[rd] = M[R[rs1]],
,srlw i,srliw	R	Store Word	MIR[rs1]+imml(31:0) = R[rs2]/(21:0)					
si,sraiw i,srlw ii,srliw o,subw	R S	Store Word	M[R[rs1]+imm](31:0) = R[rs2](31:0)		lr.w,lr.d			reservation on MIRIrs III
i,srlw ii,srliw	R S R	XOR	$R[rd] = R[rs1] \wedge R[rs2]$		so.w,so.d	R	Store Conditional	reservation on M[R[rs1]]
,srlw i,srliw ,subw	R S R I	XOR XOR Immediate						reservation on M[R[rs1]] if reserved, M[R[rs1]] = R[rs2], R[rd] = 0; else R[rd] = 1

2. Fold bottom side (columns 3 and 4) together

separate o

to

perforation

. Pull along p

Card ("Green Card")

Data

CORE	INSTRUCTION	FORMATS

	31 27 26 25	24 20	19 15	14 12	11 7	6 0
- [funct7	rs2	rsl	funct3	rd	Opcode
	imm[11:0]		rsl	funct3	rd	Opcode
Ī	imm[11:5]	rs2	rsl	funct3	imm[4:0]	opcode
В	imm[12 10:5]	rs2	rsl	funct3	imm[4:1 11]	opcode
		rd	opende			
J	imm[20 10:1 11 19	12]		rd	opcode

PSEUDO INST	RCC11	Who a			3	REGI	SIER	NAME, USE	, CALLING	CONV	ENTION			4
MNEMONIC	NAME		DESCRIPTI		USES	R	EGIST	ER.		USE			S	SAVER
bogs		n = zero n ≠ zero	if(R[rs1]=0	0) PC=PC+(imm.1b/0) 0) PC=PC+(imm,1b/0)	toq		×3		ZOTO		stani vulue l)		N.A.
Cabr.s, fabs.d		ne Value	Eleft = (Ele	(1]<0)?-F[rs1]:F[rs1]	faunz	_	z1			Return a				Caller
Dov. s, Dov. d	FP Mo		F[rd] - F[rs]		fags)	-	x2			Stack pr			-	Callee
theg.s.fneg.d	FP neg		F[rd] = -F[r]	sl]	Fagnin	_	2.0			Global p Thread p				-
:	Jump		PC = {imm,		jai	_	x5-x7			Tempor				Caller
ir la	Jamp	egister	PC = R[rs1]		jalı		x3				egister/Frum	a pointer		Callee
14	Load a		R[rd] = add: R[rd] = imm	ress	autpo addi		2.0			Saved n		ic position		Callee
EV.	Move	DUL	R[rd] = R[rs	1	addi		x10-x1	1				Return values		Caller
seg	Negate		R[nd] = R[n		arab:		212-21				arguments			Caller
309	No op		R[0] - R[0]		eddi		x16-x2		s2-s11	Saved n	gisters			Callee
not	Not		R[rd] = -R[r	mi]	sori		x26-x3		t3-t6	Tempor				Caller
ret seer	Return Set = 2		PC = R[1]		jair sitio		10-17			FP Tem				Caller
AUA1	Set # 2			s1[:=0)?1:0 s1[:=0)?1:0	witu	_	18-19				d registers			Callee
			refrait - frefr	arp-107.1.0	*****		f10-f1 f12-f1					nts/Return value		Caller
OPCODES IN I	NUME	RICAL ORD	ER BY OPC	ODE			118-12				tion argume	ats		Caller
MNEMONIC	PMT	OPCODE	FUNCTS	FUNCT7 OR IMM			f16-f3				d registers Rirsl[+ R]:	-21		Caller
1b	1	0000011	900		0370		4-0-E3			rqrd =	RITS F RI	9.4		Cauter
15	I	0000011	931		0371	TEEF	204 69	LOATING-P	OTHE STAN	DADD				
le le	I	1100000	911		E3/2 E3/3	6.0%	734 FI	raction) × 2 ^{IE}	GIRL STAN	DARD				
In Day	1	0000011	122		03/3	(-1)-3	to Half	Precision Bia	e = 15 Sipel	-Procis	ion Biar	127		
1ho	î	0000011	101		03/5			cision Bias =						
Inn	î	0000011	112		£3/6			Single-, Doul						
tenen	î	0001111	033		2F/0		_			7	iston rotti	nats.		
dence.i	1	0001111	001		\$171	S	Exp	sonent F	raction					
addi.	1	0010011	000		13/0	1.5	14	10.9	507	0				
5111	1	0010011	031	0200000	13/1/00	S	_	Exponent		Fract				
eltic		0010011	011		13/2					Fract	ion			
zoci	- 1	0010011	100		13/4	31	30		23 22			0		
ecli	î	0010011	101	0000000	13/5/00	S		Exponent		Fr	etion			
aral	1	0010011	101	0100000	13/3/20	- 00	-		52 51				_	
cri	1	0010011	113		13/6	63	62		52 31	_			0_	_
andi	1	1100103	111		13/7	S		Expon	ent		Fracti	on		
acipo aciiv	U	0010111	933		17 18/0	127	126		- 11	2 111				0
SILIN	1	0011011	933	0000000	1R/1/00									
selie	1	0011011	131	0000000	LB/5/30	MEM	ORV	ALLOCATIO)N			ST	ACK F	RAM
scuiv	i	0011011	101	0100000	10/5/20	SP -		0000 0031 11111 1		r-k	1			gher
alb	S	0100011	933		23/0	0.	-	1000 0021 IIII I		ľ		Argumen		emory
ah .	S	01.0001.1	031		23/1				1	•	50	Argumen		idresse
2.50	S	0100011	013		23/1				1 2		FP -	- Kigamien		
ed add	S	0110011	933	0000000	33/0/30				1 1	Γ.		Saved Regis	tore	
900	R R	0110011	933	3100000	33/9/20				Dynam	ie Dote		.m.rea reegi	Su	
511	R	0110011	931	222222	33/1/32		one	0 0000 1000 0	100		1		- Gr	ows
slt	R	0110011	010	0000000	33/2/30		000	0 0000 1000 0	Static	Data		Local Varia	Marc	1
eltu	R	0110011	011	0000000	33/3/30				_		-		intes ,	*
xor.	R	0110011	3.00	0200000	33/4/33	nv:		0.0000.0040.0	To	XX	SP -	▶——	٠,	wer
nr1	R	0110011	131	2222000	33/5/33	rc -	- 000	0 0000 0040 0		_	-			
sca	R	0110011	101	0100000	33/5/20				On Rese	rved				emory idresse
er and	R	0110011	111	0000000	33/7/30				VI.o.		J		Ac	uresse
111	Ü	0110111		000000	3.5									
addy	R	0111011	000	0000000	38/9/30			IXES AND S						
multiple.	R	0111011	933	0100000	30/0/20		IZE	PREFIX		91.	SIZE	PREFIX		MBOL
a11w	R	0111011	031	0000000	38/1/00		10'	Kilo-	K	\rightarrow	-50	Kibi-		Ki
selw	R	0111011	101	0200000	38/5/30		10°	Mega-	М	\rightarrow	299	Mehi-		Mi
sraw bec	R	1100011	933	0100000	38/5/20 63/0		1012	Giga-	G T	_	200	Tebi-		Gi Ti
bne	SB	1100011	001		63/1		1012	Tera-	P	_	599	Pebi-		Pi
bit.	SB	1100011	100		63/4		1016	Exa-	B	_	99	Exhi-		Ei
bgo	SB	1100011	131		63/5		1021	Zetto-	- E	\rightarrow	231	Zabi-		Zi
blts	SB	1100011	113		63/6		1022	Yotta-	- v	_	291	Yohi-		Y
bges	SB	1100011	111		63/7		10-3	milli-	m	-	10.0	femto-		f
falr	1	1100111	933		67/0		10.,	micro-	ш		10.3	atto-		3
501	UJ	1110011	933	000000000000	6F		10.4	пало-	n	-	107	ZEDIO-	1	· ·
ecall ebceek	1	1110011	933	000000000000	73/0/000		10°E	pico-	D	_	10.24	yecto-		v
enceex capac	1	1110011	933	****************	73707001			17.00	, P	_		1, 1000	-	-
CERRS	i	1110011	010		7372									
CZKAC	î	1110011	011		73/3									
CORROT	1	1110011	131		77.75									

© 2018 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design: The Hordware/Software Interface: RISC-V Edition

(signed) Load instructions extend the sign bit of data to fill the 64-bit register Replicates the sign bit to fill in the leftmost bits of the result during right shift Multiply with one operand signed and one unsigned 7) The Single version does a single-precision operation using the rightmost 32 bits of a 64- Classify writes a 10-bit mask to show which properties are true (e.g., inf, -0,+0, +inf, 9) Atomic memory operation: nothing else can interpose itself between the read and the

write of the memory location

The immediate field is sign-extended in RISC-V



- Fifth generation of RISC design from UC Berkeley
- A high-quality, license-free, royalty-free RISC ISA specification
- Experiencing rapid uptake in both industry and academia
- Both proprietary and open-source core implementations
- Supported by growing shared software ecosystem
- Appropriate for all levels of computing system, from microcontrollers to supercomputers
 - 32-bit, 64-bit, and 128-bit variants (we're using 32-bit in class, textbook uses 64-bit)
- Standard maintained by non-profit RISC-V Foundation



Foundation Members (60+)

Platinum:













































PROCESSOR


















Assembly Variables: Registers

- Unlike HLL like C or Java, assembly does not have variables as you know and love them
 - More primitive, closer what simple hardware can directly support
- Assembly operands are objects called registers
 - Limited number of special places to hold values, built directly into the hardware
 - Operations can only be performed on these!
- Benefit: Since registers are directly in hardware, they are very fast (faster than 1 ns - light travels 1 foot in 1 ns!!!)

Registers live inside the Processor



Number of RISC-V Registers

- Drawback: Since registers are in hardware, there are a limited number of them
 - Solution: RISC-V code must be carefully written to efficiently use registers
- 32 registers in RISC-V, referred to by number x0-x31
 - Registers are also given symbolic names, described later
 - Why 32? Smaller is faster, but too small is bad. Goldilocks principle ("This porridge is too hot; This porridge is too cold; this porridge is just right")
- Each RISC-V register is 32 bits wide (RV32 variant of RISC-V ISA)
 - Groups of 32 bits called a word in RISC-V ISA
 - P&H CoD textbook uses the 64-bit variant RV64 (explain differences later)
- x0 is special, always holds value zero
 - So really only 31 registers able to hold variable values

C, Java Variables vs. Registers


- In C (and most HLLs):
 - Variables declared and given a type
 - Example:

```
int fahr, celsius;
char a, b, c, d, e;
```

- Each variable can ONLY represent a value of the type it was declared (e.g., cannot mix and match int and char variables)
- In Assembly Language:
 - Registers have no type;
 - Operation determines how register contents are interpreted

RISC-V Instruction Assembly Syntax

Instructions have an opcode and operands



Addition and Subtraction of Integers

- Addition in Assembly
 - Example:
 add x1,x2,x3 (in RISC-V)
 Equivalent to:
 a = b + c (in C)
 where C variables ⇔ RISC-V registers are:
 a ⇔ x1, b ⇔ x2, c ⇔ x3
- Subtraction in Assembly
 - Example:

```
sub x3,x4,x5 (in RISC-V)
- Equivalent to:
d = e - f (in C)
where C variables ⇔ RISC-V registers are:
d ⇔ x3, e ⇔ x4, f ⇔ x5
```

Addition and Subtraction of Integers Example 1

How to do the following C statement?

```
a = b + c + d - e;
```

Break into multiple instructions

```
add x10, x1, x2 # a_temp = b + c
add x10, x10, x3 # a_temp = a_temp + d
sub x10, x10, x4 # a = a_temp - e
```

A single line of C may turn into several RISC-V instructions

Immediates

- Immediates are numerical constants
- They appear often in code, so there are special instructions for them
- Add Immediate:

```
addi x3, x4, -10 (in RISC-V)

f = g - 10 (in C)


where RISC-V registers x3, x4 are associated with C variables f, g
```

 Syntax similar to add instruction, except that last argument is a number instead of a register

```
add x3,x4,x0 (in RISC-V)

f = g (in C)
```


Data Transfer: Load from and Store to memory



Memory Addresses are in Bytes

- Data typically smaller than 32 bits, but rarely smaller than 8 bits (e.g., char type)—works fine if everything is a multiple of 8 bits
- 8 bit chunk is called a byte(1 word = 4 bytes)
- Memory addresses are really in bytes, not words
- Word addresses are 4 bytes apart
 - Word address is same as address of rightmost byte – least-significant byte (i.e. Little-endian convention)

Least-significant byte in a word



31 24 23 16 15 8 7 0 Least-significant byte gets the smallest address

Transfer from Memory to Register (load)

 C code int A[100]; g = h + A[3]; Using Load Word (lw) in RISC-V: $1w \times 10,12(x13) \# Reg \times 10 gets A[3]$ add x11, x12, x10 # g = h + A[3]Note: x13 – base register (pointer to A[0]) 12 – offset in bytes Offset must be a constant known at assembly time

Transfer from Register to Memory (store)

 C code int A[100]; A[10] = h + A[3]; Using Load Word (lw) in RISC-V: lw x10,12(x13) # Reg x10 gets A[3]add x10, x12, x10 # g = h + A[3]Note: x13 – base register (pointer to A[0]) 12, 40 – offset in bytes x13+12 and x13+40 must be multiples of 4

Loading and Storing Bytes

- In addition to word data transfers
 (lw, sw), RISC-V has byte data transfers:
 - load byte: 1b
 - store byte: sb
- Same format as lw, sw
- E.g., 1b x10,3(x11)
 - contents of memory location with address = sum of "3" + contents of register x11 is copied to the low byte position of register x10.

RISC-V also has "unsigned byte" loads (1bu) which zero extend to fill register. Why no unsigned store byte sbu?

Your turn

ado	$11 \times 11, \times 0, 0 \times 3$	E5
sw	x11,0(x5)	
1b	x12,1(x5)	

Answer	x12
RED	0x5
GREEN	0xf
ORANGE	0x3
	0xfffffff

Your turn

ado	\mathbf{x} 11, \mathbf{x} 0	0,0x 3 f 5
sw	x11,0(x	5)
1b	x12,1(x)	5)

Answer	x12
RED	0x5
GREEN	0xf
ORANGE	0x3
YELLOW	0xfffffff

Speed of Registers vs. Memory

- Given that
 - Registers: 32 words (128 Bytes)
 - Memory (DRAM): Billions of bytes (2 GB to 8 GB on laptop)
- and physics dictates...
 - Smaller is faster
- How much faster are registers than DRAM??
- About 100-500 times faster!
 - in terms of latency of one access

RISC-V Logical Instructions

- Useful to operate on fields of bits within a word
 - e.g., characters within a word (8 bits)
- Operations to pack /unpack bits into words
- Called logical operations

	С	Java	RISC-V
Logical operations	operators	operators	instructions
Bit-by-bit AND	&	&	and
Bit-by-bit OR			or
Bit-by-bit XOR	^	^	xor
Shift left logical	<<	<<	sll
Shift right logical	>>	>>	srl

Logical Shifting

- Shift Left Logical: slli x11, x12, 2 #x11=x12<<2
 - Store in x11 the value from x12 shifted 2 bits to the left (they fall off end), inserting 0's on right; << in C

Before: **0000 0002**_{hex}

0000 0000 0000 0000 0000 0000 0000 0010_{two}

After: 0000 0008_{hex}

0000 0000 0000 0000 0000 0000 1000_{two}

- What arithmetic effect does shift left have?
- Shift Right Logical: srli is opposite shift; >>
 - Zero bits inserted at left of word, right bits shifted off end

Arithmetic Shifting

- Shift Right Arithmetic (srai) moves n bits to the right (insert high-order sign bit into empty bits)
- For example, if register x10 contained
 1111 1111 1111 1111 1111 1110 0111_{two}= -25_{ten}
- If execute sra x10, x10, 4, result is: 1111 1111 1111 1111 1111 1111 1110_{two}= -2_{ten}
- Unfortunately, this is NOT same as dividing by 2ⁿ
 - Fails for odd negative numbers
 - C arithmetic semantics is that division should round towards 0

Computer Decision Making

- Based on computation, do something different
- In programming languages: if-statement
- RISC-V: if-statement instruction is

beg register1, register2, L1

```
means: go to statement labeled L1
if (value in register1) == (value in register2)
....otherwise, go to next statement
```

- beq stands for branch if equal
- Other instruction: bne for branch if not equal

Types of Branches

- Branch change of control flow
- Conditional Branch change control flow depending on outcome of comparison
 - branch if equal (beq) or branch if not equal (bne)
 - Also branch if less than (blt) and branch if greater than or equal (bge)
- Unconditional Branch always branch
 - a RISC-V instruction for this: jump (j)

Example if Statement

Assuming translations below, compile if block

May need to negate branch condition

Example *if-else* Statement

Assuming translations below, compile

Magnitude Compares in RISC-V

- Until now, we've only tested equalities (== and != in C);
 General programs need to test < and > as well.
- RISC-V magnitude-compare branches:

```
"Branch on Less Than"
```

Syntax: blt reg1, reg2, label

Meaning: if (reg1<reg2) // treat registers as signed integers

goto label;

"Branch on Less Than Unsigned"

```
Syntax: bltu reg1, reg2, label
```

Meaning: if (reg1<reg2) // treat registers as unsigned integers goto label;

C Loop Mapped to RISC-V Assembly

```
int A[20];
int sum = 0;
for (int i=0; i<20; i++)
   sum += A[i];</pre>
```

```
add x9, x8, x0 # x9=&A[0]
add x10, x0, x0 # sum=0
add x11, x0, x0 # i=0
Loop:
   lw x12, 0(x9) # x12=A[i]
   add x10,x10,x12 # sum+=
   addi x9,x9,4 # &A[i++]
   addi x11,x11,1 # i++
   addi x13,x0,20 # x13=20
   blt x11,x13,Loop
```

Peer Instruction

Which of the following is TRUE?

RED: add x10, x11, 4(x12) is valid in RV32

GREEN: can byte address 8GB of memory with an RV32

word

ORANGE: imm must be multiple of 4 for 1w

x10, imm(x10) to be valid

YELLOW: None of the above

Peer Instruction

Which of the following is TRUE?

RED: add x10, x11, 4 (x12) is valid in RV32

GREEN: can byte address 8GB of memory with an RV32


word

ORANGE: imm must be multiple of 4 for lw

x10,imm(x10) to be valid

YELLOW: None of the above

Program Execution



- **PC** (program counter) is internal register inside processor holding <u>byte</u> address of next instruction to be executed
- Instruction is fetched from memory, then control unit executes instruction using datapath and memory system, and updates program counter (default is <u>add +4 bytes to PC</u>, to move to next sequential instruction)

Helpful RISC-V Assembler Features

- Symbolic register names
 - E.g., a0-a7 for argument registers (x10-x17)
 - − E.g., zero for **x**0
- Pseudo-instructions
 - Shorthand syntax for common assembly idioms
 - E.g., mv rd, rs = addi rd, rs, 0
 - E.g.2, li rd, 13 = addi rd, $\times 0$, 13

RISC-V Symbolic Register Names

	Register	ABI Name	Description	Saver
Numbers	> x 0	zero	Hard-wired zero	_
hardware understands	x1	ra	Return address	Caller
	x2	sp	Stack pointer	Callee
	х3	gp	Global pointer	_
	x4	tp	Thread pointer	_
	x 5	t0	Temporary/alternate link register	Caller
	x6-7	t1-2	Temporaries	Caller
	x8	s0/fp	Saved register/frame pointer	Callee
	х9	s1	Saved register	Callee
Human-friendly	x10-11	_{>} a0−1	Function arguments/return values	Caller
symbolic -	x12-17	a2-7	Function arguments	Caller
names in	x18-27	s2-11	Saved registers	Callee
assembly code	x28-31	t3-6	Temporaries	Caller


Six Fundamental Steps in Calling a Function

- Put parameters in a place where function can access them
- 2. Transfer control to function
- 3. Acquire (local) storage resources needed for function
- Perform desired task of the function
- Put result value in a place where calling code can access it and restore any registers you used
- Return control to point of origin, since a function can be called from several points in a program

RISC-V Function Call Conventions

- Registers faster than memory, so use them
- a0-a7 (x10-x17): eight *argument* registers to pass parameters and two return values (a0-a1)
- ra: one return address register to return to the point of origin (x1)

Instruction Support for Functions (1/4)



Instruction Support for Functions (2/4)

```
... sum(a,b);... /* a,b:s0,s1 */
int sum(int x, int y) {
   return x+y;
   address (shown in decimal)
   1000 mv a0,s0 \# x = a
1004 mv a1,s1 # y = b
1008 addi ra,zero,1016 #ra=1016
Un 1012 j sum #jump to sum
1016 ... # next instruction
   2000 sum: add a0,a0,a1
   2004 jr ra # new instr. "jump register"
```

Instruction Support for Functions (3/4)

```
... sum(a,b);... /* a,b:s0,s1 */

int sum(int x, int y) {
  return x+y;
}
```

- Question: Why use jr here? Why not use j?
- Answer: sum might be called by many places, so we can't return to a fixed place. The calling proc to sum must be able to say "return here" somehow.

```
2000 sum: add a0,a0,a1
2004 jr ra # new instr. "jump register"
```

Instruction Support for Functions (4/4)

 Single instruction to jump and save return address: jump and link (jal)

• Before:

```
1008 addi ra,zero,1016 #ra=1016
1012 j sum #goto sum
```

After:

```
1008 jal sum
```

```
# ra=1012, goto sum
```

- Why have a jal?
 - Make the common case fast: function calls very common
 - Reduce program size
 - Don't have to know where code is in memory with jal!

Instruction Support for Functions (4/4)

- Invoke function: jump and link instruction (jal) (really should be laj "link and jump")
 - "link" means form an address or link that points to calling site to allow function to return to proper address
 - Jumps to address and simultaneously saves the address of the following instruction in register ra

```
jal FunctionLabel
```

- Return from function: jump register instruction (jr)
 - Unconditional jump to address specified in register: jr ra
 - Assembler shorthand: ret = jr ra

Example

```
int Leaf
(int g, int h, int i, int j)
{
   int f;
   f = (g + h) - (i + j);
   return f;
}
```

- Parameter variables g, h, i, and j in argument registers a0, a1, a2, and a3, and f in s0
- Assume need one temporary register s1

Where Are Old Register Values Saved to Restore Them After Function Call?


- Need a place to save old values before call function, restore them when return, and delete
- Ideal is *stack*: last-in-first-out queue (e.g., stack of plates)
 - Push: placing data onto stack
 - Pop: removing data from stack
- Stack in memory, so need register to point to it
- sp is the *stack pointer* in RISC-V (x2)
- Convention is grow stack down from high to low addresses
- Push decrements sp, Pop increments sp

RISC-V Code for Leaf()

```
Leaf: addi sp,sp,-8 # adjust stack for 2 items
   sw s1, 4(sp) # save s1 for use afterwards
      sw s0, 0(sp) # save s0 for use afterwards
     add s0,a0,a1 \# f = g + h
      add s1,a2,a3 # s1 = i + j
      sub a0, s0, s1 \# return value (g + h) - (i + j)
      lw s0, 0(sp) # restore register s0 for caller
      lw s1, 4(sp) # restore register s1 for caller
      addi sp, sp, 8 # adjust stack to delete 2 items
      jr ra  # jump back to calling routine
```

Stack Before, During, After Function

Need to save old values of s0 and s1



What If a Function Calls a Function? Recursive Function Calls?

- Would clobber values in a0-a7 and ra
- What is the solution?

Nested Procedures (1/2)

```
int sumSquare(int x, int y) {
   return mult(x,x)+ y;
}
```

- Something called sumSquare, now sumSquare is calling mult
- So there's a value in ra that sumSquare wants to jump back to, but this will be overwritten by the call to mult

Need to save **sumSquare** return address before call to **mult**

Nested Procedures (2/2)

- In general, may need to save some other info in addition to ra.
- When a C program is run, there are three important memory areas allocated:
 - Static: Variables declared once per program, cease to exist only after execution completes - e.g., C globals
 - Heap: Variables declared dynamically via malloc
 - Stack: Space to be used by procedure during execution; this is where we can save register values

Optimized Function Convention

To reduce expensive loads and stores from spilling and restoring registers, RISC-V function-calling convention divides registers into two categories:

- Preserved across function call
 - Caller can rely on values being unchanged
 - sp, gp, tp, "saved registers" s0-s11 (s0 is also fp)
- 2. Not preserved across function call
 - Caller cannot rely on values being unchanged
 - Argument/return registers a0-a7,ra, "temporary registers" t0 t6

Peer Instruction

- Which statement is FALSE?
- RED: RISC-V uses jal to invoke a function and jr to return from a function
- GREEN: jal saves PC+1 in ra
- ORANGE: The callee can use temporary registers (ti) without saving and restoring them
- YELLOW: The caller can rely on save registers (si)
 without fear of callee changing them


Peer Instruction

- Which statement is FALSE?
- RED: RISC-V uses jal to invoke a function and jr to return from a function
- GREEN: jal saves PC+1 in ra
- ORANGE: The callee can use temporary registers (ti) without saving and restoring them
- YELLOW: The caller can rely on save registers (si)
 without fear of callee changing them

Allocating Space on Stack

- C has two storage classes: automatic and static
 - Automatic variables are local to function and discarded when function exits
 - Static variables exist across exits from and entries to procedures
- Use stack for automatic (local) variables that don't fit in registers
- Procedure frame or activation record: segment of stack with saved registers and local variables

Stack Before, During, After Function



Using the Stack (1/2)

- So we have a register sp which always points to the last used space in the stack
- To use stack, we decrement this pointer by the amount of space we need and then fill it with info
- So, how do we compile this?

```
int sumSquare(int x, int y) {
   return mult(x,x)+ y;
}
```

Using the Stack (2/2)

```
int sumSquare(int x, int y) {
   return mult(x,x) + y; }
sumSquare:
      addi sp,sp,-8 # space on stack
      sw ra, 4(sp) # save ret addr
      sw a1, 0(sp) # save y
     mv a1,a0  # mult(x,x)
      jal mult # call mult
     lw a1, 0(sp) # restore y
      add a0,a0,a1 # mult()+y
      lw ra, 4(sp) # get ret addr
      addi sp,sp,8 # restore stack
      jr ra
mult: ...
```

Where is the Stack in Memory?

- RV32 convention (RV64 and RV128 have different memory layouts)
- Stack starts in high memory and grows down
 - Hexadecimal (base 16): bfff_fff0_{hex}
 - Stack must be aligned on 16-byte boundary (not true in examples above)
- RV32 programs (text segment) in low end 0001_0000_{hex}
- static data segment (constants and other static variables) above text for static variables
 - RISC-V convention global pointer (gp) points to static
 - $RV32 gp = 1000_{0000_{hex}}$
- Heap above static for data structures that grow and shrink;
 grows up to high addresses

RV32 Memory Allocation

