

# Customizing RISC-V core using open source tools

Alex Badicioiu, NXP



## Agenda

- Chisel HDL
  - Introduction
  - Development environment components and setup
  - Hello World project
- Extending RISC-V core with new instruction
  - riscv-sodor designs
  - New instruction implementation, integration & simulation



#### Introduction

- Scala extension to generate hardware description
- Chisel/Scala statements are mixed when Scala program runs hardware description output is generated as Chisel statements are executed
- This hardware description output is called FIRRTL Flexible Intermediate Form RTL
- FIRRTL is converted in low level Verilog by a FIRRTL compiler
- This approach provides powerful design generators and comprehensive testing possibilities



- Local development environment setup example
  - Ubuntu 14.0.4
  - Build essential
    - apt-get install build-essential autoconf flex bison
  - Java(OpenJDK1.7)
    - apt-get install openjdk-7-jdk
  - SBT/Scala https://piccolo.link/sbt-0.13.16.tgz, Scala version 2.11.11
  - Verilator (3.886)
    - git clone <a href="http://git.veripool.org/git/verilator">http://git.veripool.org/git/verilator</a>
    - git checkout verilator\_3.886
    - autoconf && ./configure && make
  - FIRRTL firrtl, firrtl-interpreter
    - <a href="https://github.com/freechipsproject/firrtl.git">https://github.com/freechipsproject/firrtl.git</a> -3dd921f38f298c7c4aa338e14ac43bc77c652e8c
    - <a href="https://github.com/freechipsproject/firrtl-interpreter.git">https://github.com/freechipsproject/firrtl-interpreter.git</a> cea56365cf1dce8dd13fa1379a4f5ed35347ee0b
  - Chisel3
    - <a href="https://github.com/freechipsproject/chisel3.git">https://github.com/freechipsproject/chisel3.git</a> 8168a8eea6c3465966081c5acd0347e09791361c
  - chisel-testers
    - <a href="https://github.com/freechipsproject/chisel-testers.git">https://github.com/freechipsproject/chisel-testers.git</a> f1f2645690de370063af01f86c5fe6e49a462f3b



- Build & install Chisel components
  - sbt compile && sbt publishLocal compiles and registers the component to a local repository (Apache Ivy)
- SBT basic project layout
  - SBT "make" program for Scala language (build.sbt is the Makefile)
    - start with an working example and customize it if needed
    - src/main/scala usual location for Scala sources
    - scalaVersion must match installed Java version
    - libraryDependencies required libraries
  - usual commands sbt compile, sbt run, sbt publishLocal



- Hello World
  - Hello.scala Circuit with an 8-bit constant output value
  - build.sbt dependencies are local chisel3, chisel-iotester installations
  - Generate Verilog or run a test using FIRRTL/Verilog backends




# Extending RISC-V

- RISC-V Sodor <a href="https://github.com/ucb-bar/riscv-sodor">https://github.com/ucb-bar/riscv-sodor</a>
  - Educational microarchitectures from UC Berkeley
  - Generated Verilog is fed into Verilator translator to generate C++ sources for simulators
  - Test engine based on riscv-test (<a href="https://github.com/riscv/riscv-tests">https://github.com/riscv/riscv-tests</a>) and riscv-fesvr (front end server) (<a href="https://github.com/riscv/riscv-fesvr">https://github.com/riscv/riscv-fesvr</a>) projects



# rv32\_3stage microarch






## 3-stage RV32I core

- rv32\_3stage module hierarchy
  - Top top.scala contains Scala main function
    - SodorTile tile.scala
      - Core core.scala
        - Frontend frontend.scala (IF)
        - DatPath dpath.scala (EX & WB)
          - ALU alu.scala
          - CSRFile csr.scala
        - CtlPath cpath.scala (ID)
      - Memory memory.scala
      - Debug debug.scala
    - DTM (Debug Transport Module) debug.scala



## Simulator & test env





## Simulator & test env

```
VTop dut; // design under test, aka, your chisel code
//Instantiated DTM – loads the program
 dtm = new dtm t(to dtm);
// reset for a few cycles to support pipelined reset
 for (int i = 0; i < 10; i++) {
  dut.reset = 1;
  dut.clock = 0;
  dut.eval();
  dut.clock = 1;
  dut.eval();
  dut.reset = 0;
```

```
//running loop
while (!dtm->done() && !dut.io_success &&
!Verilated::gotFinish()) {
   dut.clock = 0;
   dut.eval();
   dut.clock = 1;
   dut.eval();
   trace count++;
   if (max cycles != 0 && trace count == max cycles)
    failure = "timeout";
     break;
```



#### New RISC-V instruction

- Extending Sodor rv32\_3stage
  - New instruction ipcsum rd, off(rs)
  - Computes IPv4 checksum for IPv4 header at memory address rs + off and stores the result in rd
  - Checksum computation
    - 32bit sum of all 16bit words in the header skipping the checksum field (2\*HLEN 1 16bit words, HLEN=5..15 32bit words)
    - If 32bit sum > 16 bit fold it into halfwords and replace it with the sum of the halfwords
    - Flip each bit in the result to obtain the header checksum
  - Basically a multicycle load + ALU instruction



## New RISC-V instruction

- Extending Sodor rv32\_3stage ipcsum
  - New module activated when the instruction is in EX stage
  - Generate address to read IPv4 header words from data memory
  - Combinational logic to compute the partial checksum
  - Halt and resume the pipeline
  - Internal registers to store the state (current address, partial checksum, word count, etc)

## IpCsum module

• Extending Sodor rv32\_3stage – IpCsum interface

```
class IpCsum(implicit conf: SodorConfiguration) extends Module
{
  val io = IO(new Bundle {
    val in = Input(UInt(conf.xprlen.W)) //input from dmem
    val cs = Input(Bool()) //circuit select
    val out = Output(UInt(conf.xprlen.W)) //checksum output
    val done = Output(Bool()) //checksum is done
    val iph = Input(UInt(conf.xprlen.W)) //header start address
    val addr = Output(UInt(conf.xprlen.W)) //address for dmem
  })
```



# IpCsum module

- Extending Sodor rv32\_3stage IpCsum implementation
  - Typical FSM
  - State is advanced at each clock cycle if the input from memory is available
  - Output activation state is reached when all the words in the IP header were used for checksum computation
  - Reset to initial state in the WB clock cycle



- Extending Sodor rv32\_3stage integration
  - Allocate opcode for new instruction
  - Add an ALU operation code and output signal for ipcsum instruction
  - Generate control signals
  - Datapath connection logic
    - Input from memory
    - Module activation and pipeline stall / resume logic
    - Write-back



Opcode, Control path & ALU

```
//allocate opcode & generate control signals
        -> List(Y, BR N , N, OP1 RS1, OP2 IMI , ALU ADD , WB MEM, REN_1, N, MEN_1, M_XRD, MT_W,
CSR.N, M N),
+ CUSTOMO RD RS1 -> List(Y, BR N , N, OP1 RS1, OP2 IMI , ALU IPCSUM , WB MEM, REN 1, N, MEN 1,
M XRD , \overline{M}T \overline{W}, CSR.N, M N),
//add ALU function code and output signal
object ALU //ALU function codes
+ val ALU IPCSUM = 3.U
class ALUIO(implicit conf: SodorConfiguration) extends Bundle {
+ val ipcsum = Output(Bool())
 val out xpr length =
   Mux(io.fn === ALU ADD || io.fn === ALU SUB, sum
   Mux(io.fn === ALU ADD || io.fn === ALU SUB || io.fn === ALU IPCSUM, sum
  io.ipcsum := Mux(io.fn === ALU IPCSUM, true.B, false.B)
```

#### Datapath

```
class DatPath(implicit conf: SodorConfiguration) extends Module {
    + val ipcsum_a = Module(new IpCsum()) //instantiate module

    + ipcsum_a.io.cs := alu.io.ipcsum && io.dmem.resp.valid //enable operation
    when executing ipcsum and memory response is valid

+ ipcsum_a.io.in := io.dmem.resp.bits.data //connect memory data output to
    IpCsum input

+ wb_hazard_stall := wb_hazard_stall_dpath || alu.io.ipcsum &&
!ipcsum_a.io.done //stall as long as executing ipcsum and the operation is
    not finished (or'ed with original stall logic renamed as _dpath)
}
```

#### Datapath

#### Manual instruction coding

```
.global ipheader;
/* move ipheader address into x1*/
                                              ipheader: .word 0xdeadbeef;
la x1, ipheader
                                                        .word 0x45000073;
/* custom opcode for ipcsum - CUSTOMO RD RS1 */
                                                        .word 0x00004000;
                                                        .word 0x4011b861;
off=4
                               rd=x2 opcode
                    rs=x1
                                                        .word 0xc0a80001;
00000000100
                    00001 110 00010 0001011
                                                        .word 0xc0a800c7;
* /
.word 0x0040e10b
TEST CASE(1, x2, 0xb861, nop)
```



#### IP checksum C function

```
register unsigned int csum = 0;
 asm("nop");
 csum = (unsigned short)(iphdr[0] >> 16) + (unsigned short)(iphdr[0]);
 csum += (unsigned short)(iphdr[1] >> 16) + (unsigned short)(iphdr[1]);
 csum += (unsigned short)(iphdr[2]);
 csum += (unsigned short)(iphdr[3] >> 16) + (unsigned short)(iphdr[3]);
 csum += (unsigned short)(iphdr[4] >> 16) + (unsigned short)(iphdr[4]);
 while(csum & 0xffff0000) {
     csum = ((unsigned short)(csum >> 16) + (unsigned short)(csum));
 *result = ~csum;
```



Cyc= 195 Op1=[0x800029b0] Op2=[0x000000000] W[W, 0= 0x000000000] [\_,0x00052303] 162 PC=(0x80001050,0x8000104c,0x80001048) [03, 3, 19], WB: DASM(00000013)

Cyc= 196 Op1=[0x800029b0] Op2=[0x000000004] W[W, 6= 0x73000045] [\_,0x00452883] 163 PC=(0x80001050,0x80001050,0x8000104c) [37, 3, 3], WB: DASM(00052303)

-----

Cyc= 230 Op1=[0x8002294e] Op2=[0x000000000] W[W,15= 0xffff61b8] [\_,0x00f59023] 196 PC=(0x800010d8,0x800010d4,0x800010d0) [13, 35, 19], WB: DASM(fff7c793)

Cyc= 231 Op1=[0x00000000] Op2=[0x00000000] W[\_, 0= 0x8002294e] [\_,0x00000013] 197 PC=(0x800010dc,0x800010d8,0x800010d4) [67, 19, 35], WB: DASM(00f59023)

Cyc= 232 Op1=[0x80002684] Op2=[0x000000000] W[W, 0= 0x000000000] [\_,0x00008067] 198 R PC=(0x800010e0,0x800010dc,0x800010d8) [13,103, 19], WB: DASM(00000013)