
# Vivado从此开始(To Learn Vivado From Here)



#### 本书围绕Vivado四大主题

- 设计流程
- 时序约束
- 时序分析
- Tcl脚本的使用



#### 作者: 高亚军 (Xilinx战略应用高级工程师)

- 2012年2月,出版《基于FPGA的数字信号处理(第1版)》
- 2012年9月,发布网络视频课程《Vivado入门与提高》
- 2015年7月,出版《基于FPGA的数字信号处理(第2版)》
- 2016年7月,发布网络视频课程《跟Xilinx SAE学HLS》
- ◆ 内容翔实全面:涵盖Vivado所有基本功能
- ◆ 讲解深入浅出:结合大量案例,帮助读者加强对基本概念的理解
- ◆ 描述图文并茂:给出具体操作步骤,易于快速动手实践



**TCL, Vivado One World** 

Part 1

Lauren Gao


### **Agenda**

- TCL background from Vivado view
- Edit synthesized netlist with TCL in Vivado
- Customize various reports with TCL in Vivado
- Interact with Vivado by TCL

## **Agenda**

- TCL background from Vivado view
- Edit synthesized netlist with TCL in Vivado
- Customize various reports with TCL in Vivado
- Interact with Vivado by TCL

### **Objects in Vivado Netlist**



- Each object has its own property
- Some properties are read-only
- > Some properties are editable
- Object can be found by filtering with certain property

### **Five Commonly Used TCL Commands in Vivado**


Command	-hierarchical	-regexp	-nocase	-filter	-of_objects
get_cells	✓	<b>√</b>	<b>√</b>	√	<b>√</b>
get_nets	✓	<b>√</b>	<b>√</b>	<b>√</b>	<b>√</b>
get_pins	<b>√</b>	<b>√</b>	<b>√</b>	<b>√</b>	<b>√</b>
get_ports	X	<b>√</b>	<b>√</b>	√	<b>√</b>
get_clocks	X	<b>√</b>	<b>√</b>	<b>√</b>	<b>√</b>

- > -hierarchical ← → -hier
- $\rightarrow$  -of\_objects  $\leftarrow \rightarrow$  -of
- > -filter: using properties to filter

<b>A</b> .	String Comparison			
	equal	==		
	not equal	!=		
	match	=~		
	not match	!~		


B. Multiple filter expressions C. Boolean type properties: AND(&&), OR(||)

```
get_ports -filter {DIRECTION == IN && NAME !~ "*RESET*"}
get_cells -filter {IS_PRIMITIVE && !IS_SEQUENTIAL}
get_cells -hier {*State* *reg*}
get_cells ←→ get_cells *
```



```
get_cells -of_objects {pins, timing paths, nets, bels or sites}
get_clocks -of_objects {nets, ports, or pins}
get_nets -of_objects {pins, ports, cells, timing paths or clocks}
get_pins -of_objects {cells, nets, bel pins, timing paths or clocks}
get_ports -of_objects {nets, instances, sites, clocks, timing paths, io standards, io banks, package pins}
```

### **Relationship Among Objects**



#### Example:

```
Input:
```

```
get_cells -of [get_nets -of [get_pins -of [get_cells wbDataForInput_IBUF_inst] -filter {DIRECTION==OUT}]]
Output:
wbDataForInputReg_reg validForEgressFifo_reg[0]_i_1 wbDataForInput_IBUF_inst
```

# **Agenda**

- TCL background from Vivado view
- Edit synthesized netlist with TCL in Vivado
- Customize various reports with TCL in Vivado
- Interact with Vivado by TCL


## Some Applications of Editing Synthesized Design Netlist with TCL

#### Insert FF in the netlist

- Insert FF in the large logic level timing path
- Insert FF before/after DSP48E1
- Insert FF before/after RAMB36E1
- Reduce fanout for large fanout nets
  - Replicate register for large fanout nets
  - Insert BUFG for large fanout nets
- Modify probe net for test
  - Export internal net to FPGA pad for test with scope or spectrum analyzer
- Remove unwanted objects from the netlist
  - Remove cells and nets


- Save run time
  - Do not re-synthesize design
- Identify issue fast
  - Avoid different synthesis result

#### **Example 1: Insert FF in the Large Logic Level Timing Path**



## **Confirm the Type of New FF**

- Three items about new FF
  - NAME
  - REF\_NAME
  - Initial value
- Original FF
  - NAME: local\_if/data\_buffer/raddr\_reg
    - file dirname [get\_property NAME [get\_cells local\_if/data\_buffer/raddr\_reg]]
  - REF\_NAME: FDRE
    - get\_property REF\_NAME [get\_cells local\_if/data\_buffer/raddr\_reg]
  - Initial Value: 1'b0
    - get\_property INIT [get\_cells local\_if/data\_buffer/raddr\_reg]]




#### **Set Properties for New FF**

- Three items about new FF
  - NAME and REF\_NAME
    - create\_cell -ref FDRE \$new\_FF\_name
  - Initial value
    - set\_property INIT \$INIT\_value [get\_cells \$new\_FF\_name]
- Three very useful Tcl scripts in Vivado
  - report\_property, get\_properety and set\_property


Property	Type	Read-only	Value
CLASS	string	true	cell
FILE_MAME	string	true	F:/Vivado/CPU/cpu_netlist.srcs
INII	binary	false	1' b0
IS_BLACKBOX	bool	true	0
IS_C_INVERIED	binary	false	1' b0
IS_D_INVERIED	binary	false	1' b0
IS_PRIMITIVE	bool	true	1
IS_R_INVERIED	binary	false	1' b0
IS_SEQUENTIAL	bool	true	1

LINE_NUMBER	int	true	948114
NAME	string	true	usbEngine1/wb_data_o_reg[9]
PAREIII	cell	true	usbEnginel
PRIMITIVE_COUNT	int	true	1
PRIMITIVE_GROUP	string	true	FLOP_LATCH
PRIMITIVE_LEVEL	enum	true	LEAF
PRIMITIVE_SUBGROUP	string	true	flop
PRIMITIVE TYPE	enum	true	FLOP LATCH, flop, FDRE
REF_NAME	string	true	FDRE
STATUS	enum	true	UNPLACED

### **Insert New FF in the Original Netlist Schematic View**



## **Example 2 : Insert BUFG for Large Fanout Nets**



#### **Insert BUFG TCL Source Code**

```
01 proc insert BUFG {net name {buf name ""}} {
                                                                         27 if {[llength [get_cells -quiet $buf_name]]!=0} {
    set old_net [get_nets inet_name]
                                                                                puts "Warning - cell name $buf name already exists."
    if {[llength $old net]!=1} {
      puts "Error - invalid net argument - $net name"
                                                                                set ind 0
04
05
      return 1
                                                                                while {[llength [get cells -quiet $buf name\ $ind]]!=0} {incr ind}
06
                                                                                set buf name $buf name\ $ind
                                                                         31
     set opin [get pins leaf -of $old_net -filter {DIRECTION==OUT}]
    if {[llength $opin]!=1} {
                                                                         32
       puts "Error - could not find valid driver - $net name"
09
                                                                              puts "Creating cell $buf name (BUFG)"
      return 1
10
11
                                                                              create cell -ref BUFG $buf name
     puts "Net name - $net name - valid!"
                                                                              set new net name $buf_name\ inet
    # create valid bufg name
                                                                              puts "Creating new $new net name"
     set net hier [file dirname $old net]
     set net parent [get property PARENT CELL $old_net]
                                                                              create net $new net name
    if {$buf name==""} {
16
                                                                              disconnect net -net $old_net -objects $opin
17
     if {[llength $net parent]==0} {
         puts "$net name is in the top level"
18
                                                                              connect net -net $new net name -objects $opin
         set buf name "my BUFG"
                                                                              connect_net -net $new_net_name -objects [get_pins $buf_name/I]
20
      } else {
                                                                              connect_net -net $old_net -objects [get_pins $buf_name/0]
21
         puts "$net name is not in the top level"
22
         set buf name $net hier/my BUFG
                                                                              puts "Insert BUFG \"$buf name\" Successfully!"
23
                                                                         43
24
```

#### Some Items Should Be Cared

- How to get large fanout net
- How to get timing report through large fanout net
- How to confirm BUFG available

