
Vivado从此开始(To Learn Vivado From Here)



本书围绕Vivado四大主题

- 设计流程
- 时序约束
- 时序分析
- Tcl脚本的使用



作者: 高亚军 (Xilinx战略应用高级工程师)

- 2012年2月,出版《基于FPGA的数字信号处理(第1版)》
- 2012年9月,发布网络视频课程《Vivado入门与提高》
- 2015年7月,出版《基于FPGA的数字信号处理(第2版)》
- 2016年7月,发布网络视频课程《跟Xilinx SAE学HLS》
- ◆ 内容翔实全面:涵盖Vivado所有基本功能
- ◆ 讲解深入浅出:结合大量案例,帮助读者加强对基本概念的理解
- ◆ 描述图文并茂:给出具体操作步骤,易于快速动手实践



TCL, Vivado One World Part 2

Lauren Gao

Some Items Should Be Cared

- How to get large fanout net
- How to get timing report through large fanout net
- How to confirm BUFG available

Agenda

- TCL background from Vivado view
- Edit synthesized netlist with TCL in Vivado
- Customize various reports with TCL in Vivado
- Interact with Vivado by TCL

Various Reports in Vivado

- Various reports generated by Vivado GUI
 - Report timing summary: report_timing_summary
 - Report clock interaction: report_clock_interaction
 - Report utilization: report_utilization
 - Report Power: report_power
- Other useful reports generated by Vivado TCL
 - Report clocks: report_clocks
 - Report clock utilization: report_clock_utilization
 - Report timing for custormerized path: report_timing
 - Report high fanout nets: report_high_fanout_nets
 - Report control sets: report_control_sets
 - Report IP status: report_ip_status
 - Report power optimizations: report_power_opt
 - Report design analysis: report_design_analysis
 - Report cross domain clocks: report_cdc



They are very useful for design analysis!


EXILINX > ALL PROGRAMMABLE,

Vivado 2014.3

Report High Fanout Nets and Control Sets

report_high_fanout_nets -min_fanout 500 -timing -load_types


Net Name	Fanout	Driver Type	Worst Slack(ns)	Worst Delay(ns)	Clock Enable	Set/Reset	Data & Other	Clock
rectify_reset	10287	FDRE	8, 665	0.466	0	10287	0	0
cpuEngine/or1200_cpu/or1200_ctrl/017	1017	LUI2	3.649	0.407	0	0	1017	0
usbEngineO/usb_dma_wb_in/buffer_fifo/05	912	LUI2	5. 428	0.742	0	0	912	0
usbEngine1/usb_dma_wb_in/buffer_fifo/05	912	LUI2	5. 428	0.742	0	0	912	0
usbEngine0/u1/u3/03	560	FDRE	8, 589	0.267	0	0	560	0
usbEngine1/u1/u3/03	560	FDRE	8. 589	0.267	0	0	560	0
usbEngineO/n_O_bufO_orig_reg[31]_i_2	528	LVI2	5.367	0.742	0	0	528	0
usbEngine1/n_0_buf0_orig_reg[31]_i_2	528	LUI2	5.367	0.742	0	0	528	0
n_0_reset_reg_reg_rep	525	FDRE	7.174	0.527	0	0	525	0
usbEngineO/n_O_csrO_reg[12]_i_211	512	LUT2	5.346	0.527	0	0	512	0




Customizable Utilization Reports

report_utilization -hierarchical -cells [get_cells usbEngine0/u1]

Instance	Module	Total LUTs	Logic LVTs	LUTRAMs	SRLs	FFs	RAMB36	RAMB18	DSP48 Blocks
ul	usbf_p1_29	1771	1763	0	8	516	0	0	l 0
ul	usbf_p1_29	1771	1763	0	[8	516	0	0	l o
(u1)	usbf_p1_29	89	89	0	1 0	63	0	0	1 0
u 0	usbf_pd_32	768	760	0	8	58	0	0	1 0
u2	usbf_idma_33	218	218	0	0	218	0] 0	j 0
u 3	usbf_pe_34	696	696	1 0	1 0	177	1 0	0	1 0



report_clock_utilization



- ➤ In ISE, generating module resource utilization only with 'Generate Detailed Map Report' checked in MAP property panel
- In ISE, clock utilization is only available in resource utilization and cannot be generated separately
- In Vivado, you can generate prolific and customizable reports with TCL

Customizable Timing Reports

```
01 # Description: -through: net pin or cell
02 # Use -through to get timing path and report timing
03 proc thr timing rpt {ListOfEmt} {
    puts [format {%-40s %-40s %-20s %-20s %7s} "Start Point" "End point"
"Launch Clock" "Capture Clock" "Slack"]
    puts [string repeat "-" 140]
    set path [list]
    set class type [list net cell pin]
    foreach thr opt $ListOfEmt {
      set class [get property CLASS $thr opt]
09
      if {[lsearch $class type $class]==-1} {
10
         puts "Error: -through opt must be net, cell or pin!"
11
12
        return 1
13
      set path_i [get_timing_paths -through $thr_opt -nworst 100 -
14
unique pins
15
      lappend path $path i
16
17
    foreach mypath $path {
18
      set startpoint [get_property STARTPOINT_PIN $mypath]
      set startclock [get property STARTPOINT CLOCK $mypath]
19
      set endpoint [get property ENDPOINT PIN $mypath]
20
21
      set endclock [get property ENDPOINT CLOCK $mypath]
22
      set slack [get property SLACK $mypath]
      puts [format {%-40s %-40s %-20s %-20s %7s} $startpoint $endpoint
$startclock $endclock $slack]
24 }
25 }
```

- More useful options in report_timing and get_timing_paths
 - -from
 - -to
 - -through
 - -delay_type
 - -max_paths
 - nworst
 - -unique_pins
 - -sort_by
 - -slack_lesser_than

Agenda

- TCL background from Vivado view
- Edit synthesized netlist with TCL in Vivado
- Customize various reports with TCL in Vivado
- Interact with Vivado by TCL

Pack I/O Registers into IOB

- In ISE, 'Pack I/O registers into IOBs' is available in map property. There are four options:
 For Inputs Only, For Outputs Only, For Inputs and Outputs, Off
- In Vivado, it is more flexible with TCL
 - Pack input registers into IOBs for specified ports

```
• set_property IOB true [all fanout -flat -endpoints_only -only_cells [get_ports lb_sel_pin]]
```

- set_property IOB true [get ports [b_sel_pin]
- Pack all input registers into IOBs


```
    set_property IOB true [all fanout] -flat -endpoints_only -only_cells [all inputs]
```

- set_property IOB true [all inputs]
- Pack output registers into IOBs for specified ports
 - set_property IOB true [all famin only_cells -startpoints_only -flat [get_ports led_pins[0]]]
 - set_property IOB true [get_ports led_pins[0]]
- Pack all output registers into IOBs
 - set_property IOB true [all_fanin | flat -startpoints_only -only_cells [all outputs]
 - set_property IOB true [all outputs]

set property

Set Power Optimization

- Estimate power at any stage after synthesis
- Vector and vector less modes are available
- Power optimization
 - Maximize power optimization
 - Minimize its impact on timing
- Set power opt except BRAM in critical path
 - set_power_opt -exclude_cells [get_cells alu/store_ram]
- Set power opt for specified clock region
 - set_power_opt -clocks [get_clocks rx_clk]
- Set power opt for specified type cells
 - set power opt -cell types {bram reg}





1	Elements	TOTAL	GATED	% GATED
	Number of BRAMs	1168	1168	100.000
	Number of SRLs	3	0	0.000
	Number of Slice Register	331788	143699	43.310
	BRAM write mode changes	2348	16	0.681




Work with Vivado Schematic View

- Gets the objects currently selected in the Vivado IDE
 - get_selected_objects
- Selects the specified object in the appropriate open views in the GUI mode
 - select_objects
- Unselects the specified object or objects that were previously selected
 - unselect_objects
- Hot-key
 - F4: Generate schematic; F6: Show hierarchy; F7: Go to source; F12: Unselect all







Summary

- TCL make Vivado more POWERFUL
 - You can do what ISE cannot do
- TCL make Vivado more FLEXIBLE
 - You can do better what ISE can do
- TCL make Vivado more INTERACTIVE
 - You can switch between GUI and TCL smoothly