







TPS61088 ZHCSDP8D - MAY 2015 - REVISED AUGUST 2021

TPS61088 10A 全集成同步升压转换器

1 特性

- 2.7V 至 12V 输入电压范围
- 4.5V 至 12.6V 输出电压范围
- 10A 开关电流
- 效率高达 91% (V_{IN} = 3.3V、 V_{OUT} = 9V 且 I_{OUT} = 3 A 时)
- · 在轻负载条件下,有 PFM 模式和强制 PWM 模式 可供选择
- 关断期间,流入 VIN 引脚的电流为 1.0μA
- 可通过电阻编程的开关峰值电流限制
- 可调开关频率: 200kHz 至 2.2MHz
- 可编程软启动
- 13.2V 输出过压保护
- 逐周期过流保护
- 热关断
- 20 引脚 4.50mm × 3.50mm VQFN 封装
- 使用 TPS61088 并借助 WEBENCH Power Designer 创建定制设计方案

2 应用

- 便携式刷卡机 (POS) 终端
- Bluetooth[™] 扬声器
- 电子烟
- Thunderbolt 接口
- 快充移动电源

3 说明

TPS61088 是一款高功率密度的全集成同步升压转换 器,配有一个 $11m\Omega$ 功率开关和一个 $13m\Omega$ 整流器开 关,可为便携式系统提供高效率的小尺寸解决方案。 TPS61088 具有 2.7V 至 12V 的宽输入电压范围,可支 持由单芯或两芯锂电池供电的应用。该器件具备 10A 开关电流能力,并且能够提供高达 12.6V 的输出电 压。

TPS61088 采用自适应恒定关断时间峰值电流控制拓扑 结构来调节输出电压。在中等到重负载条件下 TPS61088 在脉宽调制 (PWM) 模式下工作。在轻负载 条件下,该器件可通过 MODE 引脚选择下列两种工作 模式之一。一种是可提高效率的脉宽调制 (PFM) 模 式;另一种是可避免因开关频率较低而引发应用问题的 强制 PWM 模式。可通过外部电阻在 200kHz 至 2.2MHz 范围内调节 PWM 模式下的开关频率。 TPS61088 还实现了可编程的软启动功能和可调节的开 关峰值电流限制功能。此外,该器件还提供有 13.2V 输出过压保护、逐周期过流保护和热关断保护。

TPS61088 采用 20 引脚 4.50mm × 3.50mm VQFN 封 装。

器件信息(1)

	HH II IH IO	
器件型号	封装	封装尺寸 (标称值)
TPS61088	VQFN (20)	4.50mm × 3.50mm






Table of Contents

1 特性	1	8 Application and Implementation	14
2 应用		8.1 Application Information	
3 说明		8.2 Typical Application	
4 Revision History		9 Power Supply Recommendations	<mark>22</mark>
5 Pin Configuration and Functions		10 Layout	23
6 Specifications		10.1 Layout Guidelines	23
6.1 Absolute Maximum Ratings		10.2 Layout Example	<mark>23</mark>
6.2 ESD Ratings		10.3 Thermal Considerations	24
6.3 Recommended Operating Conditions		11 Device and Documentation Support	25
6.4 Thermal Information		11.1 Device Support	25
6.5 Electrical Characteristics		11.2 接收文档更新通知	25
6.6 Typical Characteristics		11.3 支持资源	25
7 Detailed Description		11.4 Trademarks	
7.1 Overview		11.5 Electrostatic Discharge Caution	25
7.2 Functional Block Diagram		11.6 术语表	25
7.3 Feature Description		12 Mechanical, Packaging, and Orderable	
7.4 Device Functional Modes		Information	25

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Page
1
Page
3
10
图 8-110
Typical
15
-



5 Pin Configuration and Functions




图 5-1. 20-Pin VQFN With Thermal Pad RHL Package(Top View)

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION	
NAME	NUMBER	1/0	DESCRIPTION	
vcc	1	0	Output of the internal regulator. A ceramic capacitor of more than 1.0 μF is required between this pin and ground.	
EN	2	I	Enable logic input. Logic high level enables the device. Logic low level disables the device and turns it into shutdown mode.	
FSW	3	I	The switching frequency is programmed by a resistor between this pin and the SW pin.	
sw	4, 5, 6, 7	ı	The switching node pin of the converter. It is connected to the drain of the internal low-side power MOSFET and the source of the internal high-side power MOSFET.	
воот	8	0	Power supply for high-side MOSFET gate driver. A ceramic capacitor of 0.1 µF must be connected between this pin and the SW pin.	
VIN	9	I	IC power supply input	
ss	10	0	Soft-start programming pin. An external capacitor sets the ramp rate of the reference void the internal error amplifier during soft start.	
NC	11, 12	_	No connection inside the device. Connect these two pins to the ground plane on the PCB for good thermal dissipation.	
MODE	13	I	Operation mode selection pin for the device in light load condition. When this pin is connected to ground, the device works in PWM mode. When this pin is left floating, the device works in PFM mode.	
VOUT	14, 15, 16	0	Boost converter output	
FB	17	I	Voltage feedback. Connect to the center tape of a resistor divider to program the output voltage.	
СОМР	18	0	Output of the internal error amplifier, the loop compensation network must be connected between this pin and the AGND pin.	
ILIM	19	0	Adjustable switch peak current limit. An external resistor must be connected between this pin and the AGND pin.	
AGND	20	_	Signal ground of the IC	
PGND	21	_	Power ground of the IC. It is connected to the source of the low-side MOSFET.	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)

		MIN	MAX	UNIT
	BOOT	- 0.3	SW + 7	
Voltage ⁽²⁾	VIN, SW, FSW, VOUT	- 0.3	14.5	V
voitage	EN, VCC, SS, COMP, MODE	- 0.3	7	V
	ILIM, FB	- 0.3	3.6	
TJ	Operating junction temperature	- 40	150	°C
T _{stg}	Storage temperature	- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V.	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
(^(ESD) discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	\ \ \

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage range	2.7		12	V
V _{OUT}	Output voltage range	4.5		12.6	V
L	Inductance, effective value	0.47	2.2	10	μH
Cı	Input capacitance, effective value	10			μF
Co	Output capacitance, effective value	6.8	47	1000	μF
T _J	Operating junction temperature	- 40		125	°C

6.4 Thermal Information

		TPS61088	TPS61088	
	THERMAL METRIC(1)	RHL 20 PINS	RHL 20 PINS	UNIT
		Standard	EVM	
R ₀ JA	Junction-to-ambient thermal resistance	38.8	29.7	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	39.8	N/A	°C/W
R ₀ JB	Junction-to-board thermal resistance	15.5	N/A	°C/W
ψJT	Junction-to-top characterization parameter	0.6	0.5	°C/W
ψ ЈВ	Junction-to-board characterization parameter	15.5	9.8	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	3.1	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TPS61088

⁽²⁾ All voltage values are with respect to network ground terminal.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

Minimum and maximum values are at V_{IN} = 2.7 V to 5.5 V and T_J = -40°C to 125°C. Typical values are at V_{IN} = 3.6 V and T_J = 25°C


Voc_Luvi.o UVLO threshold Voc falling		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Vinit Input voltage range V _N tising 2.7 12 V Vin_LNUA Undervoltage lockout (UVLO) treshold V _N failing 2.7 2.7 V Vin_Linys VIN LUVLO hysteresis 200 mV VO_CUVIO UVLO threshold V _{CC} failing 2.1 V Io Operating quiescent current from the Win pin IC enabled, V _{EN} = 2 V, no load, R _{ILM} = 100 1 3 µA Iso Shutdown current into the VIN pin IC disabled, V _{EN} = 2 V, no load, no feedback resistor dividere connected to the VOUT pin, Ty 1 3 µA VCC VCC regulation V _{CC} = 5 FAA, V _{SN} = 8 V 5.8 V 1 3 µA VCC VCC regulation V _{CC} = 6 FAA, V _{SN} = 8 V 5.8 V 1 3 µA VCC VCC regulation V _{CC} = 6 V 0 4 1 2 V VCC VCC regulation V _{CC} = 6 V 0 4 1 2 V VENA EN Indititities in the William V _{CC} = 6 V	POWER SU	JPPLY						
Value Val	V _{IN}	Input voltage range		2.7		12	V	
Vin_Unit		Undervoltage lockout (UVLO)	V _{IN} rising			2.7	V	
Voc_Luvi.o UVLO threshold Voc falling	V _{IN_UVLO}	• ,	V _{IN} falling		2.4	2.5	V	
Operating quiescent current from the VIN pin C cenabled, V _{EN} = 2 V, no load, R _{ILIM} = 100 1 3 μA	V _{IN_HYS}	VIN UVLO hysteresis			200		mV	
ViN pin ViN pin IC enabled, V _{EN} = 2 V, no load, R _{ILIM} = 100 ViN pin VoUT	V _{CC_UVLO}	UVLO threshold	V _{CC} falling		2.1		V	
Operating quiescent current from the VOUT pin Pin Vout pin Vout pin Vout pin Pin Vout pin Vout pin Pin Vout pin Vout pin Pin Vout pin Pin Vout p	l _o				1	3	μΑ	
Sape	'Q				110	250	μΑ	
EN AND MODE INPUT VENH EN high threshold voltage V _{CC} = 6 V 0.4 1.2 V VENL EN low threshold voltage V _{CC} = 6 V 0.4 V NADDEH EN internal pull-down resistance V _{CC} = 6 V 800 kΩ VMODEH MODE loigh threshold voltage V _{CC} = 6 V 1.5 V NMODE MODE low threshold voltage V _{CC} = 6 V 800 kΩ NMODE MODE internal pull-up resistance V _{CC} = 6 V 1.5 V RMODE MODE internal pull-up resistance V _{CC} = 6 V 800 kΩ OUTPUT Vort Output voltage range 4.5 12.6 V Veref Reference voltage at the FB pin PPMM mode 1.212 V PERM PERM mode 1.212 V Veref FB pin leakage current V _{FB} = 1.2 V 100 nA Iss Soft-start charging current V _{FB} = 1.2 V 20 µA Iss Soft-start charging surrent V _{FB} = V _{REF} > 2	I _{SD}	Shutdown current into the VIN pin	resistor divider connected to the VOUT pin, T _J		1	3	μΑ	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{CC}	VCC regulation	I _{VCC} = 5 mA, V _{IN} = 8 V		5.8		V	
VENL EN low threshold voltage $V_{CC} = 6 \text{ V}$ 0.4 V REN EN internal pull-down resistance $V_{CC} = 6 \text{ V}$ 800 $K\Omega$ VMODEH MODE high threshold voltage $V_{CC} = 6 \text{ V}$ 1.5 V VMODEL MODE low threshold voltage $V_{CC} = 6 \text{ V}$ 1.5 V RMODE Internal pull-up resistance $V_{CC} = 6 \text{ V}$ 800 $K\Omega$ OUTPUT OUTPUT V 800 $K\Omega$ VREF Reference voltage at the FB pin PWM mode 1.186 1.204 1.222 VREF Reference voltage at the FB pin PFM mode 1.186 1.204 1.222 VREF Reference voltage at the FB pin PFM mode 1.186 1.204 1.222 V VREF Bp in leakage current $V_{FB} = 1.2 \text{ V}$ 100 nA Siss Soft-start charging current $V_{FB} = 1.2 \text{ V}$ 20 µA Signor COMP pin sink current $V_{FB} = 1.2 \text{ V}$ 20 µA Vocult	EN AND M	ODE INPUT						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{ENH}	EN high threshold voltage	V _{CC} = 6 V			1.2	V	
$ \begin{array}{c} V_{\text{MODEH}} & \text{MODE high threshold voltage} & V_{\text{CC}} = 6 \text{ V} & 1.5 & 4.0 & V_{\text{NMODEL}} \\ V_{\text{NMODEL}} & \text{MODE low threshold voltage} & V_{\text{CC}} = 6 \text{ V} & 1.5 & V_{\text{NMODE}} \\ V_{\text{RMODE}} & \text{MODE internal pull-up resistance} & V_{\text{CC}} = 6 \text{ V} & 800 & & & & & & & & & & & & & & & & &$	V _{ENL}	EN low threshold voltage	V _{CC} = 6 V	0.4			V	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	R _{EN}	EN internal pull-down resistance	V _{CC} = 6 V		800		kΩ	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{MODEH}	MODE high threshold voltage	V _{CC} = 6 V			4.0	V	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{MODEL}	MODE low threshold voltage	V _{CC} = 6 V	1.5			V	
$V_{OUT} \text{Output voltage range} PWM \text{ mode} 1.186 1.204 1.222 V$ $V_{REF} \text{Reference voltage at the FB pin} PWM \text{ mode} 1.186 1.204 1.222 V$ $I_{LKG_FB} \text{FB pin leakage current} V_{FB} = 1.2 \text{ V} 100 \text{nA}$ $I_{SS} \text{Soft-start charging current} V_{FB} = 1.2 \text{ V} 100 \text{nA}$ $I_{SS} \text{Soft-start charging current} V_{FB} = V_{REF} + 200 \text{ mV}, V_{COMP} = 1.5 \text{ V} 20 \mu A$ $I_{SOURCE} \text{COMP pin sink current} V_{FB} = V_{REF} + 200 \text{ mV}, V_{COMP} = 1.5 \text{ V} 20 \mu A$ $I_{SOURCE} \text{COMP pin source current} V_{FB} = V_{REF} - 200 \text{ mV}, V_{COMP} = 1.5 \text{ V} 20 \mu A$ $V_{CCLPH} \text{High clamp voltage at the COMP pin} V_{FB} = 1.5 \text{ V}, R_{ILIM} = 100 \text{ k}\Omega, \text{MODE pin floating} 1.4 V$ $V_{CCLPL} \text{Low clamp voltage at the COMP pin} V_{FB} = 1.5 \text{ V}, R_{ILIM} = 100 \text{ k}\Omega, \text{MODE pin floating} 1.4 V$ $POWER SWITCH$ $R_{DS(on)} \frac{\text{High-side MOSFET on-resistance}}{\text{Low-side MOSFET on-resistance}} \text{VCC} = 6 \text{ V} 13 18 \text{m}\Omega$ $V_{CLRENT LIMIT} \text{Low-side MOSFET on-resistance} \text{VCC} = 6 \text{ V}, \text{MODE pin floating} 10.6 11.9 13 \text{A}$ $P_{CLRENT LIMIT} P_{CLRENT LIMIT$	R _{MODE}	MODE internal pull-up resistance	V _{CC} = 6 V		800		kΩ	
$V_{REF} \text{Reference voltage at the FB pin} \begin{array}{c} PWM \text{ mode} \\ PFM \text{ mode} \\ \hline \\ 1.212 \\ \hline \\ 100 nA \\ \hline \\ 1.88 \text{Soft-start charging current} \\ \hline \\ I_{SS} \text{Soft-start charging current} \\ \hline \\ I_{SS} \text{Soft-start charging current} \\ \hline \\ I_{SS} \text{Soft-start charging current} \\ \hline \\ I_{SINK} COMP \text{ pin sink current} \\ \hline \\ I_{SINK} COMP \text{ pin sink current} \\ \hline \\ I_{SOURCE} COMP \text{ pin source current} \\ \hline \\ V_{FB} = V_{REF} + 200 \text{ mV}, V_{COMP} = 1.5 \text{ V} \\ \hline \\ I_{SOURCE} COMP \text{ pin source current} \\ \hline \\ V_{CCLPH} High clamp \text{ voltage at the COMP pin} \\ \hline \\ V_{CCLPH} Low clamp \text{ voltage at the COMP pin} \\ \hline \\ V_{CCLPL} Low clamp \text{ voltage at the COMP pin} \\ \hline \\ V_{COMP} = 1.5 \text{ V}, R_{ILIM} = 100 \text{ k}\Omega, \text{ MODE pin floating} \\ \hline \\ R_{CS} Error \text{ amplifier transconductance} \\ \hline \\ V_{COMP} = 1.5 \text{ V}, R_{ILIM} = 100 \text{ k}\Omega, \text{ MODE pin floating} \\ \hline \\ R_{DS} D_{COMP} D_{COMP} = 1.5 \text{ V} \\ \hline \\ POWER SWITCH \\ \hline \\ CURRENT LIMIT \\ \hline \\ Peak \text{ switch current limit in PFM mode} \\ \hline \\ Peak \text{ switch current limit in FPWM} \\ \hline \\ R_{ILIM} = 100 \text{ k}\Omega, V_{CC} = 6 \text{ V}, \text{ MODE pin floating} \\ \hline \\ R_{ILIM} = 100 \text{ k}\Omega, V_{CC} = 6 \text{ V}, \text{ MODE pin short to} \\ \hline \\ Power \text{ ground} \\ \hline \\ Power \text{ SWITCHING FREQUENCY} \\ \hline \\ f_{SW} \text{Switching frequency} \\ \hline \\ R_{REQ} = 301 \text{ k}\Omega, V_{IN} = 3.6 \text{ V}, V_{OUT} = 12 \text{ V} \\ \hline \\ \hline \\ S00 D_{CURT} = 12 \text{ V} \\ \hline \\ \hline \\ S00 D_{CURT} = 12 \text{ V} \\ \hline \\ \hline \\ S00 D_{CURT} = 12 \text{ V} \\ \hline \\ \hline \\ \hline \\ S00 D_{CURT} = 12 \text{ V} \\ \hline \\ $	OUTPUT							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{OUT}	Output voltage range		4.5		12.6	V	
$I_{LKG_FB} FB \ pin \ leakage \ current \qquad V_{FB} = 1.2 \ V \qquad 100 nA$ $I_{SS} Soft-start \ charging \ current \qquad V_{FB} = 1.2 \ V \qquad 50 \qquad nA$ $ERROR \ AMPLIFIER$ $I_{SINK} COMP \ pin \ sink \ current \qquad V_{FB} = V_{REF} + 200 \ mV, V_{COMP} = 1.5 \ V \qquad 20 \qquad \mu A$ $I_{SOURCE} COMP \ pin \ source \ current \qquad V_{FB} = V_{REF} + 200 \ mV, V_{COMP} = 1.5 \ V \qquad 20 \qquad \mu A$ $V_{CCLPH} High \ clamp \ voltage \ at \ the \ COMP \ pin \qquad V_{FB} = 1 \ V, \ R_{ILIM} = 100 \ k\Omega \qquad 2.3 \qquad V$ $V_{CCLPL} Low \ clamp \ voltage \ at \ the \ COMP \ pin \qquad V_{FB} = 1.5 \ V, \ R_{ILIM} = 100 \ k\Omega, \ MODE \ pin \ floating \qquad 1.4 \qquad V$ $G_{EA} Error \ amplifier \ transconductance \qquad V_{COMP} = 1.5 \ V \qquad 190 \qquad \mu AV$ $POWER \ SWITCH$ $R_{DS(on)} \frac{High-side \ MOSFET \ on-resistance \qquad VCC = 6 \ V \qquad 113 \qquad 18 m\Omega}{Low-side \ MOSFET \ on-resistance} \qquad VCC = 6 \ V \qquad 111 \qquad 16.5 m\Omega$ $CURRENT \ LIMIT$ $Peak \ switch \ current \ limit \ in \ PFM \ mode \qquad R_{ILIM} = 100 \ k\Omega, \ V_{CC} = 6 \ V, \ MODE \ pin \ floating \qquad 10.6 \qquad 11.9 \qquad 13 A$ $Peak \ switch \ current \ limit \ in \ FPWM \qquad R_{ILIM} = 100 \ k\Omega, \ V_{CC} = 6 \ V, \ MODE \ pin \ short \ to \ ground \qquad 10.3 \qquad 11.4 A$ $V_{ILIM} Reference \ voltage \ at \ the \ ILIM \ pin \qquad 1.204 \qquad V$ $SWITCHING \ FREQUENCY$ $f_{SW} Switching \ frequency \qquad R_{FREQ} = 301 \ k\Omega, \ V_{IN} = 3.6 \ V, \ V_{OUT} = 12 \ V \qquad 500 \qquad kHz$	V	Reference voltage at the FB pin	PWM mode	1.186	1.204	1.222	\/	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V REF	reference voltage at the r b pin	PFM mode		1.212		v	
ERROR AMPLIFIER I_{SINK} COMP pin sink current $V_{FB} = V_{REF} + 200 \text{ mV}, V_{COMP} = 1.5 \text{ V}$ 20 μA I_{SOURCE} COMP pin source current $V_{FB} = V_{REF} - 200 \text{ mV}, V_{COMP} = 1.5 \text{ V}$ 20 μA V_{CCLPH} High clamp voltage at the COMP pin $V_{FB} = 1 \text{ V}, R_{ILIM} = 100 \text{ k}\Omega$ 2.3 V_{CCLPL} Low clamp voltage at the COMP pin $V_{FB} = 1.5 \text{ V}, R_{ILIM} = 100 \text{ k}\Omega$, MODE pin floating 1.4 V_{CCLPL} Error amplifier transconductance $V_{COMP} = 1.5 \text{ V}$ 190 μA/V POWER SWITCH $V_{CDMP} = 1.5 \text{ V}$ 13 18 mΩ $V_{CDMP} = 1.5 \text{ V}$ 11 16.5 mΩ	I _{LKG_FB}	FB pin leakage current	V _{FB} = 1.2 V			100	nA	
$ \begin{array}{c} I_{SINK} & COMP \ pin \ sink \ current \\ I_{SOURCE} & COMP \ pin \ source \ current \\ I_{SOURCE} & COMP \ pin \ source \ current \\ I_{SOURCE} & COMP \ pin \ source \ current \\ I_{SOURCE} & COMP \ pin \ source \ current \\ I_{VCLPH} & High \ clamp \ voltage \ at \ the \ COMP \ pin \\ I_{VELPH} & V_{FB} = 1 \ V_{R_{ILIM}} = 100 \ k \Omega \\ I_{VCCLPL} & Low \ clamp \ voltage \ at \ the \ COMP \ pin \\ I_{VEB} = 1 \ J_{VR_{ILIM}} = 100 \ k \Omega \\ I_{VEB} = 1 \ J_{VR_{ILIM}} = 100 \ k \Omega \\ I_{VEB} = 1 \ J_{VR_{ILIM}} = 100 \ k \Omega \\ I_{VEB} = 1 \ J_{VR_{ILIM}} = 100 \ k \Omega \\ I_{VEB} = 1 \ J_{VR_{ILIM}} = 100 \ k \Omega \\ I_{VEB} = 1 \ J_{VR_{ILIM}} = 100 \ k \Omega \\ I_{VEB} = 1 \ J_{VR_{ILIM}} = 100 \ k \Omega \\ I_{VEB} = 1 \ J_{VR_{ILIM}} = 100 \ k \Omega \\ I_{VEB} = 1 \ J_{VR_{ILIM}} = 100 \ k \Omega \\ I_{VEB} = 1 \ J_{VR_{ILIM}} = 100 \ k \Omega \\ I_{VEB} = 1 \ J_{VEB} = 1 \ J_{VE$	I _{SS}	Soft-start charging current			5		μA	
ISOURCECOMP pin source current $V_{FB} = V_{REF} - 200 \text{ mV}, V_{COMP} = 1.5 \text{ V}$ 20μA V_{CCLPH} High clamp voltage at the COMP pin $V_{FB} = 1 \text{ V}, R_{ILIM} = 100 \text{ k}\Omega$ 2.3 V V_{CCLPL} Low clamp voltage at the COMP pin $V_{FB} = 1.5 \text{ V}, R_{ILIM} = 100 \text{ k}\Omega, MODE pin floating}1.4G_{EA}Error amplifier transconductanceV_{COMP} = 1.5 \text{ V}190\muAVPOWER SWITCHR_{DS(on)}High-side MOSFET on-resistanceVCC = 6 \text{ V}1318m\OmegaL_{DW}Low-side MOSFET on-resistanceVCC = 6 \text{ V}1116.5m\OmegaCURRENT LIMITR_{LIM}Peak switch current limit in PFM modeR_{ILIM} = 100 \text{ k}\Omega, V_{CC} = 6 \text{ V}, MODE pin floating}10.611.913AR_{LIM}Peak switch current limit in FPWM modeR_{ILIM} = 100 \text{ k}\Omega, V_{CC} = 6 \text{ V}, MODE pin short to}9.010.311.4AR_{ILIM}Reference voltage at the ILIM pin1.204VR_{ILIM}Reference voltage at the ILIM pin1.204VSWITCHING FREQUENCYR_{SW}Switching frequencyR_{FREQ} = 301 \text{ k}\Omega, V_{IN} = 3.6 \text{ V}, V_{OUT} = 12 \text{ V}500kHz$	ERROR AN	1PLIFIER						
VCCLPHHigh clamp voltage at the COMP pin $V_{FB} = 1 \text{ V}$, $R_{ILIM} = 100 \text{ k}\Omega$ 2.3VCCLPLLow clamp voltage at the COMP pin $V_{FB} = 1.5 \text{ V}$, $R_{ILIM} = 100 \text{ k}\Omega$, MODE pin floating1.4GEAError amplifier transconductance $V_{COMP} = 1.5 \text{ V}$ 190 μ A/VPOWER SWITCH $R_{DS(on)}$ High-side MOSFET on-resistanceVCC = 6 V1318 $m\Omega$ Low-side MOSFET on-resistanceVCC = 6 V1116.5 $m\Omega$ CURRENT LIMIT I_{LIM} Peak switch current limit in PFM mode $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin floating10.611.913A I_{LIM} Peak switch current limit in FPWM mode $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin short to ground9.010.311.4A V_{ILIM} Reference voltage at the ILIM pin1.204VSWITCHING FREQUENCY $R_{FREQ} = 301 \text{ k}\Omega$, $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 12 \text{ V}$ 500kHz	I _{SINK}	COMP pin sink current	V _{FB} = V _{REF} +200 mV, V _{COMP} = 1.5 V		20		μΑ	
VCCLPLLow clamp voltage at the COMP pin $V_{FB} = 1.5 \text{ V}$, $R_{ILIM} = 100 \text{ k}\Omega$, MODE pin floating1.4GEAError amplifier transconductance $V_{COMP} = 1.5 \text{ V}$ 190 μ AVPOWER SWITCHRDS(on)High-side MOSFET on-resistance $VCC = 6 \text{ V}$ 1318 $m\Omega$ Low-side MOSFET on-resistance $VCC = 6 \text{ V}$ 1116.5 $m\Omega$ CURRENT LIMITPeak switch current limit in PFM mode $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin floating10.611.913APeak switch current limit in FPWM mode $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin short to ground9.010.311.4AVILIMReference voltage at the ILIM pin1.204VSWITCHING FREQUENCY $R_{FREQ} = 301 \text{ k}\Omega$, $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 12 \text{ V}$ 500kHz	I _{SOURCE}	COMP pin source current	$V_{FB} = V_{REF} - 200 \text{ mV}, V_{COMP} = 1.5 \text{ V}$		20		μΑ	
VCCLPLLow clamp voltage at the COMP pin $V_{FB} = 1.5 \text{ V}$, $R_{ILIM} = 100 \text{ k}\Omega$, MODE pin floating1.4GEAError amplifier transconductance $V_{COMP} = 1.5 \text{ V}$ 190 μ A/VPOWER SWITCH $R_{DS(on)}$ High-side MOSFET on-resistance $VCC = 6 \text{ V}$ 1318 $m\Omega$ Low-side MOSFET on-resistance $VCC = 6 \text{ V}$ 1116.5 $m\Omega$ CURRENT LIMITPeak switch current limit in PFM mode $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin floating10.611.913APeak switch current limit in FPWM mode $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin short to ground9.010.311.4AVILIMReference voltage at the ILIM pin1.204VSWITCHING FREQUENCY f_{SW} Switching frequency $R_{FREQ} = 301 \text{ k}\Omega$, $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 12 \text{ V}$ 500kHz	V _{CCLPH}	High clamp voltage at the COMP pin	V _{FB} = 1 V, R _{ILIM} = 100 k Ω		2.3		\/	
POWER SWITCH $R_{DS(on)}$ High-side MOSFET on-resistance VCC = 6 V 13 18 mΩ CURRENT LIMIT Peak switch current limit in PFM mode $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin floating 10.6 11.9 13 A Peak switch current limit in FPWM mode $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin floating 10.6 11.9 13 A VILIM Reference voltage at the ILIM pin 9.0 10.3 11.4 A SWITCHING FREQUENCY f_{SW} Switching frequency $R_{FREQ} = 301 \text{ k}\Omega$, $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 12 \text{ V}$ 500 kHz	V _{CCLPL}	Low clamp voltage at the COMP pin	V_{FB} = 1.5 V, R_{ILIM} = 100 k Ω , MODE pin floating		1.4		V	
$R_{DS(on)} \begin{tabular}{ll} High-side MOSFET on-resistance & VCC = 6 V & 13 & 18 & m\Omega \\ \hline Low-side MOSFET on-resistance & VCC = 6 V & 11 & 16.5 & m\Omega \\ \hline CURRENT LIMIT \\ \hline Peak switch current limit in PFM mode & R_{ILIM} = 100 k\Omega, V_{CC} = 6 V, MODE pin floating & 10.6 & 11.9 & 13 & A \\ \hline Peak switch current limit in FPWM & R_{ILIM} = 100 k\Omega, V_{CC} = 6 V, MODE pin short to ground & 9.0 & 10.3 & 11.4 & A \\ \hline V_{ILIM} & Reference voltage at the ILIM pin & 1.204 & V \\ \hline SWITCHING FREQUENCY \\ \hline f_{SW} & Switching frequency & R_{FREQ} = 301 k\Omega, V_{IN} = 3.6 V, V_{OUT} = 12 V & 500 & kHz \\ \hline \end{tabular}$	G _{EA}	Error amplifier transconductance	V _{COMP} = 1.5 V		190		μΑ/V	
RDS(on) Converside MOSFET on-resistance VCC = 6 V 11 16.5 mΩ CURRENT LIMIT Peak switch current limit in PFM mode $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin floating 10.6 11.9 13 A Peak switch current limit in FPWM mode $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin short to ground 9.0 10.3 11.4 A VILIM Reference voltage at the ILIM pin 1.204 V SWITCHING FREQUENCY f_{SW} Switching frequency $R_{FREQ} = 301 \text{ k}\Omega$, $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 12 \text{ V}$ 500 kHz	POWER SV	VITCH						
CURRENT LIMIT Peak switch current limit in PFM mode $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin floating 10.6 11.9 13 A Peak switch current limit in FPWM $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin short to $R_{ICM} = 10.6 \text{ V}$ Mode $R_{ILIM} = 100 \text{ k}\Omega$, $R_{ICM} = 1$		High-side MOSFET on-resistance	VCC = 6 V		13	18	mΩ	
Peak switch current limit in PFM mode $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin floating 10.6 11.9 13 A Peak switch current limit in FPWM $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin short to 9.0 10.3 11.4 A Political Reference voltage at the ILIM pin 1.204 V SWITCHING FREQUENCY $R_{FREQ} = 301 \text{ k}\Omega$, $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 12 \text{ V}$ 500 kHz	R _{DS(on)}	Low-side MOSFET on-resistance	VCC = 6 V		11	16.5	mΩ	
Peak switch current limit in FPWM $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin short to ground $9.0 10.3 11.4 A$ V _{ILIM} Reference voltage at the ILIM pin $1.204 V$ SWITCHING FREQUENCY f_{SW} Switching frequency $R_{FREQ} = 301 \text{ k}\Omega$, $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 12 \text{ V}$ 500 kHz	CURRENT	LIMIT						
Peak switch current limit in FPWM mode $R_{ILIM} = 100 \text{ k}\Omega$, $V_{CC} = 6 \text{ V}$, MODE pin short to ground 9.0 10.3 11.4 A V _{ILIM} Reference voltage at the ILIM pin 1.204 V SWITCHING FREQUENCY f_{SW} Switching frequency $R_{FREQ} = 301 \text{ k}\Omega$, $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 12 \text{ V}$ 500 kHz		Peak switch current limit in PFM mode	R_{ILIM} = 100 k Ω , V_{CC} = 6 V, MODE pin floating	10.6	11.9	13	Α	
SWITCHING FREQUENCY f_{SW} Switching frequency $R_{\text{FREQ}} = 301 \text{ k}\Omega$, $V_{\text{IN}} = 3.6 \text{ V}$, $V_{\text{OUT}} = 12 \text{ V}$ 500 kHz	I _{LIM}			9.0	10.3	11.4	Α	
$R_{\rm FREQ} = 301~{\rm k}\Omega$, $V_{\rm IN} = 3.6~{\rm V}$, $V_{\rm OUT} = 12~{\rm V}$ 500 kHz	V _{ILIM}	Reference voltage at the ILIM pin			1.204		V	
	SWITCHIN	G FREQUENCY	-					
	$f_{\sf SW}$	Switching frequency	$R_{FREQ} = 301 \text{ k} \Omega$, $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 12 \text{ V}$		500		kHz	
	t _{ON min}	Minimum on-time	R _{FREQ} = 301 kΩ, V _{IN} = 3.6 V, V _{OUT} = 12 V		90	180	ns	




Minimum and maximum values are at V_{IN} = 2.7 V to 5.5 V and T_J = -40°C to 125°C. Typical values are at V_{IN} = 3.6 V and T_J = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PROTECTI	ON					
V _{OVP}	Output overvoltage protection threshold	V _{OUT} rising	12.7	13.2	13.6	V
V _{OVP_HYS}	Output overvoltage protection hysteresis	V _{OUT} falling below V _{OVP}		0.25		V
THERMAL	SHUTDOWN					
T _{SD}	Thermal shutdown threshold	T _J rising		150		°C
T _{SD_HYS}	Thermal shutdown hysteresis	T _J falling below T _{SD}		20		°C

6.6 Typical Characteristics









7 Detailed Description

7.1 Overview

The TPS61088 is a fully-integrated synchronous boost converter with a 11-m Ω power switch and a 13-m Ω rectifier switch to output high power from a single-cell or two-cell Lithium batteries. The device is capable of providing an output voltage of 12.6 V and delivering up to 30-W power from a single-cell Lithium battery.

The TPS61088 uses adaptive constant off-time peak current control topology to regulate the output voltage. In moderate-to-heavy load condition, the TPS61088 works in the quasi-constant frequency pulse width modulation (PWM) mode. The switching frequency in PWM mode is adjustable ranging from 200 kHz to 2.2 MHz by an external resistor. In light load condition, the device has two operation modes selected by the MODE pin. When the MODE pin is left floating, the TPS61088 works in pulse frequency modulation (PFM) mode. The PFM mode brings high efficiency at the light load. When the MODE pin is short to ground, the TPS61088 works in forced PWM mode (FPWM). The FPWM mode can avoid the acoustic noise and other problems caused by the low switching frequency. The TPS61088 implements cycle-by-cycle current limit to protect the device from overload conditions during boost switching. The switch peak current limit is programmable by an external resistor. The TPS61088 uses external loop compensation, which provides flexibility to use different inductors and output capacitors. The adaptive off-time peak current control scheme gives excellent transient line and load response with minimal output capacitance.



7.2 Functional Block Diagram




图 7-1. Functional Block Diagram

7.3 Feature Description

7.3.1 Enable and Start-up

The TPS61088 has an adjustable soft start function to prevent high inrush current during start-up. To minimize the inrush current during start-up, an external capacitor, connected to the SS pin and charged with a constant current, is used to slowly ramp up the internal positive input of the error amplifier. When the EN pin is pulled high, the soft-start capacitor C_{SS} (C7 in \boxtimes 8-1) is charged with a constant current of 5 μ A typically. During this time, the SS pin voltage is compared with the internal reference (1.204 V), the lower one is fed into the internal positive input of the error amplifier. The output of the error amplifier (which determines the inductor peak current value) ramps up slowly as the SS pin voltage goes up. The soft-start phase is completed after the SS pin voltage exceeds the internal reference (1.204 V). The larger the capacitance at the SS pin, the slower the ramp of the output voltage and the longer the soft-start time. A 47-nF capacitor is usually sufficient for most applications. When the EN pin is pulled low, the voltage of the soft-start capacitor is discharged to ground.

Use 方程式 1 to calculate the soft-start time.

$$t_{SS} = \frac{V_{REF} \times C_{SS}}{I_{SS}} \tag{1}$$

where

- t_{SS} is the soft start time
- V_{REF} is the internal reference voltage of 1.204 V
- C_{SS} is the capacitance between the SS pin and ground
- I_{SS} is the soft-start charging current of 5 μA

7.3.2 Undervoltage Lockout (UVLO)

The UVLO circuit prevents the device from malfunctioning at low input voltage and the battery from excessive discharge. The TPS61088 has both VIN UVLO function and VCC UVLO function. It disables the device from switching when the falling voltage at the VIN pin trips the UVLO threshold V_{IN_UVLO} , which is typically 2.4 V. The device starts operating when the rising voltage at the VIN pin is 200 mV above V_{IN_UVLO} . It also disables the device when the falling voltage at the VCC pin trips the UVLO threshold V_{CC} UVLO, which is typically 2.1 V.

7.3.3 Adjustable Switching Frequency

This device features a wide adjustable switching frequency ranging from 200 kHz to 2.2 MHz. The switching frequency is set by a resistor connected between the FSW pin and the SW pin of the TPS61088. A resistor must always be connected from the FSW pin to SW pin for proper operation. The resistor value required for a desired frequency can be calculated using 方程式 2.

$$R_{FREQ} = \frac{4 \times (\frac{1}{f_{SW}} - t_{DELAY} \times \frac{V_{OUT}}{V_{IN}})}{C_{FREQ}}$$
(2)

where

- R_{FRFO} is the resistance connected between the FSW pin and the SW pin
- C_{FRFQ} is 23 pF
- f_{SW} is the desired switching frequency
- t_{DELAY} is 89 ns
- V_{IN} is the input voltage
- V_{OUT} is the output voltage

7.3.4 Adjustable Peak Current Limit

To avoid an accidental large peak current, an internal cycle-by-cycle current limit is adopted. The low-side switch is turned off immediately as soon as the switch current touches the limit. The peak switch current limit can be set by a resistor at the ILIM pin to ground. The relationship between the current limit and the resistance depends on the status of the MODE pin.

When the MODE pin is floating, namely the TPS61088, is set to work in the PFM mode at light load, use 方程式 3 to calculate the resistor value:

$$I_{LIM} = \frac{1190000}{R_{ILIM}} \tag{3}$$

where

- R_{II IM} is the resistance between the ILIM pin and ground
- · ILIM is the switch peak current limit

When the resistor value is 100 k Ω , the typical current limit is 11.9 A.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

When the MODE pin is connected to ground, namely the TPS61088 is set to work in forced PWM mode at light load, use 方程式 4 to calculate the resistor value.

$$I_{LIM} = \frac{1190000}{R_{ILIM}} - 1.6 \tag{4}$$

When the resistor value is 100 k Ω , the typical current limit is 10.3 A.

Considering the device variation and the tolerance over temperature, the minimum current limit at the worst case can be 1.3 A lower than the value calculated by above equations.

7.3.5 Overvoltage Protection

If the output voltage at the VOUT pin is detected above 13.2 V (typical value), the TPS61088 stops switching immediately until the voltage at the VOUT pin drops the hysteresis value lower than the output overvoltage protection threshold. This function prevents overvoltage on the output and secures the circuits connected to the output from excessive overvoltage.

7.3.6 Thermal Shutdown

A thermal shutdown is implemented to prevent damages due to excessive heat and power dissipation. Typically, the thermal shutdown happens at a junction temperature of 150°C. When the thermal shutdown is triggered, the device stops switching until the junction temperature falls below typically 130°C, then the device starts switching again.

7.4 Device Functional Modes

7.4.1 Operation

The synchronous boost converter TPS61088 operates at a quasi-constant frequency pulse width modulation (PWM) in moderate-to-heavy load condition. Based on the V_{IN} to V_{OUT} ratio, a circuit predicts the required off-time of the switching cycle. At the beginning of each switching cycle, the low-side N-MOSFET switch, as shown in \dagger 7.2, is turned on, and the inductor current ramps up to a peak current that is determined by the output of the internal error amplifier. After the peak current is reached, the current comparator trips. It turns off the low-side N-MOSFET switch and the inductor current goes through the body diode of the high-side N-MOSFET in a dead-time duration. After the dead-time duration, the high-side N-MOSFET switch is turned on. Since the output voltage is higher than the input voltage, the inductor current decreases. The high-side switch is not turned off until the fixed off-time is reached. After a short dead-time duration, the low-side switch turns on again and the switching cycle is repeated.

In light load condition, the TPS61088 implements two operation modes, PFM mode and forced PWM mode, to meet different application requirements. The operation mode is set by the status of the MODE pin. When the MODE pin is connected to ground, the device works in forced PWM mode. When the MODE pin is left floating, the device works in PFM mode.

7.4.1.1 PWM Mode

In forced PWM mode, the TPS61088 keeps the switching frequency unchanged in light load condition. When the load current decreases, the output of the internal error amplifier decreases as well to keep the inductor peak current down, delivering less power from input to output. When the output current further reduces, the current through the inductor decreases to zero during the off-time. The high-side N-MOSFET is not turned off even if the current through the MOSFET is zero. Thus, the inductor current changes its direction after it runs to zero. The power flow is from output side to input side. The efficiency is low in this mode. But with the fixed switching frequency, there is no audible noise and other problems which might be caused by low switching frequency in light load condition.

7.4.1.2 PFM Mode

The TPS61088 improves the efficiency at light load with PFM mode. When the converter operates in light load condition, the output of the internal error amplifier decreases to make the inductor peak current down, delivering less power to the load. When the output current further reduces, the current through the inductor decrease to zero during the off-time. Once the current through the high side N-MOSFET is zero, the high-side MOSFET is

turned off until the beginning of the next switching cycle. When the output of the error amplifier continuously goes down and reaches a threshold with respect to the peak current of I_{LIM} / 12, the output of the error amplifier is clamped at this value and does not decrease any more. If the load current is smaller than what the TPS61088 delivers, the output voltage increases above the nominal setting output voltage. The TPS61088 extends its off-time of the switching period to deliver less energy to the output and regulate the output voltage to 0.7% higher than the nominal setting voltage. With PFM operation mode, the TPS61088 keeps the efficiency above 80% even when the load current decreases to 1 mA. In addition, the output voltage ripple is much smaller at light load due to low peak current. Refer to \boxtimes 7-2.




图 7-2. PFM Mode Diagram

8 Application and Implementation

Note

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

The TPS61088 is designed for outputting voltage up to 12.6 V with 10-A switch current capability to deliver more than 30-W power. The TPS61088 operates at a quasi-constant frequency pulse-width modulation (PWM) in moderate-to-heavy load condition. In light load condition, the converter can either operate in PFM mode or in forced PWM mode according to the mode selection. The PFM mode brings high efficiency over entire load range, but PWM mode can avoid the acoustic noise as the switching frequency is fixed. The converter uses the adaptive constant off-time peak current control scheme, which provides excellent transient line and load response with minimal output capacitance. The TPS61088 can work with different inductor and output capacitor combination by external loop compensation. It also supports adjustable switching frequency ranging from 200 kHz to 2.2 MHz.

8.2 Typical Application




图 8-1. TPS61088 3.3 V to 9-V/3-A Output Converter

8.2.1 Design Requirements

表 8-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input voltage range	3.3 to 4.2 V
Output voltage	9 V
Output voltage ripple	100 mV peak to peak
Output current rating	3 A
Operating frequency	600 kHz
Operation mode at light load	PFM

8.2.2 Detailed Design Procedure

Submit Document Feedback

8.2.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the TPS61088 device with the WEBENCH® Power Designer.

Product Folder Links: TPS61088

www.ti.com.cn

- 1. Start by entering your V_{IN}, V_{OUT} and I_{OUT} requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
 - Run electrical simulations to see important waveforms and circuit performance,
 - · Run thermal simulations to understand the thermal performance of your board,
 - Export your customized schematic and layout into popular CAD formats,
 - · Print PDF reports for the design, and share your design with colleagues.
- 5. Get more information about WEBENCH tools at www.ti.com/webench.

8.2.2.2 Setting Switching Frequency

The switching frequency is set by a resistor connected between the FSW pin and the SW pin of the TPS61088. The resistor value required for a desired frequency can be calculated using 方程式 5.

$$R_{FREQ} = \frac{4 \times (\frac{1}{f_{SW}} - t_{DELAY} \times \frac{V_{OUT}}{V_{IN}})}{C_{FREQ}}$$
(5)

where

- R_{FREQ} is the resistance connected between the FSW pin and the SW pin
- C_{FRFO} is 23 pF
- f_{SW} is the desired switching frequency
- t_{DFLAY} is 89 ns
- V_{IN} is the input voltage
- V_{OUT} is the output voltage

8.2.2.3 Setting Peak Current Limit

The peak input current is set by selecting the correct external resistor value correlating to the required current limit. Since the TPS61088 is configured to work in PFM mode in light load condition, use <math><math>to calculate the correct resistor value:

$$I_{LIM} = \frac{1190000}{R_{ILIM}} \tag{6}$$

where

- R_{ILIM} is the resistance connected between the ILIM pin and ground
- I_{I IM} is the switching peak current limit

8.2.2.4 Setting Output Voltage

The output voltage is set by an external resistor divider (R1, R2 in \boxtimes 8-1). Typically, a minimum current of 20 μ A flowing through the feedback divider gives good accuracy and noise covering. A standard 56-k Ω resistor is typically selected for low-side resistor R2.

The value of R1 is then calculated as:

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



$$R_1 = \frac{(V_{OUT} - V_{REF}) \times R_2}{V_{REF}}$$
(7)

8.2.2.5 Inductor Selection

Because the selection of the inductor affects the steady state operation of the power supply, transient behavior, loop stability, and boost converter efficiency, the inductor is the most important component in switching power regulator design. Three most important specifications to the performance of the inductor are the inductor value, DC resistance, and saturation current.

The TPS61088 is designed to work with inductor values between 0.47 and 10 μ H. A 0.47- μ H inductor is typically available in a smaller or lower-profile package, while a 10- μ H inductor produces lower inductor current ripple. If the boost output current is limited by the peak current protection of the IC, using a 10- μ H inductor can maximize the output current capability of the controller.

Inductor values can have $\pm 20\%$ or even $\pm 30\%$ tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0-A current depending on how the inductor vendor defines saturation. When selecting an inductor, make sure its rated current, especially the saturation current, is larger than its peak current during the operation.

Follow 方程式 8 to 方程式 10 to calculate the peak current of the inductor. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To leave enough design margin, TI recommends using the minimum switching frequency, the inductor value with - 30% tolerance, and a low-power conversion efficiency for the calculation.

In a boost regulator, calculate the inductor DC current as in 方程式 8.

$$I_{DC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$
(8)

where

- V_{OUT} is the output voltage of the boost regulator
- · I_{OUT} is the output current of the boost regulator
- V_{IN} is the input voltage of the boost regulator
- η is the power conversion efficiency

Calculate the inductor current peak-to-peak ripple as in 方程式 9.

$$I_{PP} = \frac{1}{L \times (\frac{1}{V_{OUT} - V_{IN}} + \frac{1}{V_{IN}}) \times f_{SW}}$$
(9)

where

- I_{PP} is the inductor peak-to-peak ripple
- · L is the inductor value
- f_{SW} is the switching frequency
- V_{OUT} is the output voltage
- V_{IN} is the input voltage

Therefore, the peak current, I_{Lpeak}, seen by the inductor is calculated with 方程式 10.

$$I_{Lpeak} = I_{DC} + \frac{I_{PP}}{2} \tag{10}$$

Set the current limit of the TPS61088 higher than the peak current I_{Lpeak}. Then select the inductor with saturation current higher than the setting current limit.

Boost converter efficiency is dependent on the resistance of its current path, the switching loss associated with the switching MOSFETs, and the core loss of the inductor. The TPS61088 has optimized the internal switch resistance. However, the overall efficiency is affected significantly by the DC resistance (DCR) of the inductor, equivalent series resistance (ESR) at the switching frequency, and the core loss. Core loss is related to the core material and different inductors have different core loss. For a certain inductor, larger current ripple generates higher DCR and ESR conduction losses and higher core loss. Usually, a data sheet of an inductor does not provide the ESR and core loss information. If needed, consult the inductor vendor for detailed information. Generally, TI would recommend an inductor with lower DCR and ESR. However, there is a tradeoff among the inductance of the inductor, DCR and ESR resistance, and its footprint. Furthermore, shielded inductors typically have higher DCR than unshielded inductors. \$\frac{\pi}{8}\$-2 lists recommended inductors for the TPS61088. Verify whether the recommended inductor can support your target application with the previous calculations and bench evaluation. In this application, the Sumida's inductor CDMC8D28NP-1R2MC is selected for its small size and low DCR.

PART NUMBER	L (µH)	DCR MAX (m Ω)	SATURATION CURRENT / HEAT RATING CURRENT (A)	SIZE MAX (L × W × H mm)	VENDOR
CDMC8D28NP-1R2MC	1.2	7.0	12.2 / 12.9	9.5 x 8.7 x 3.0	Sumida
744311150	1.5	7.2	14.0 / 11.0	7.3 x 7.2 x 4.0	Wurth
PIMB104T-2R2MS	2.2	7.0	18 / 12	11.2 × 10.3 × 4.0	Cyntec
PIMB103T-2R2MS	2.2	9.0	16 / 13	11.2 × 10.3 × 3.0	Cyntec
PIMB065T-2R2MS	2.2	12.5	12 / 10.5	7.4 × 6.8 × 5.0	Cyntec

表 8-2. Recommended Inductors

8.2.2.6 Input Capacitor Selection

For good input voltage filtering, TI recommends low-ESR ceramic capacitors. The VIN pin is the power supply for the TPS61088. A 0.1- μ F ceramic bypass capacitor is recommended as close as possible to the VIN pin of the TPS61088. The VCC pin is the output of the internal LDO. A ceramic capacitor of more than 1.0 μ F is required at the VCC pin to get a stable operation of the LDO.

For the power stage, because of the inductor current ripple, the input voltage changes if there is parasite inductance and resistance between the power supply and the inductor. It is recommended to have enough input capacitance to make the input voltage ripple less than 100mV. Generally, 10- μ F input capacitance is sufficient for most applications.

Note

DC bias effect: High-capacitance ceramic capacitors have a DC bias effect, which has a strong influence on the final effective capacitance. Therefore, the right capacitor value must be chosen carefully. The differences between the rated capacitor value and the effective capacitance result from package size and voltage rating in combination with material. A 10-V rated 0805 capacitor with 10 $\,\mu$ F can have an effective capacitance of less 5 $\,\mu$ F at an output voltage of 5 V.

8.2.2.7 Output Capacitor Selection

For small output voltage ripple, TI recommends a low-ESR output capacitor like a ceramic capacitor. Typically, three 22- μ F ceramic output capacitors work for most applications. Higher capacitor values can be used to improve the load transient response. Take care when evaluating the derating of a capacitor under DC bias. The bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. From the required output voltage ripple, use the following equations to calculate the minimum required effective capacitance C_{OUT} :

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



$$V_{ripple_dis} = \frac{(V_{OUT} - V_{IN_MIN}) \times I_{OUT}}{V_{OUT} \times f_{SW} \times C_{OUT}}$$
(11)

$$V_{ripple_ESR} = I_{Lpeak} \times R_{C_ESR}$$
(12)

where

- V_{ripple dis} is output voltage ripple caused by charging and discharging of the output capacitor
- V_{ripple ESR} is output voltage ripple caused by ESR of the output capacitor
- V_{IN MIN} is the minimum input voltage of boost converter
- V_{OUT} is the output voltage
- · IOUT is the output current
- I_{Lpeak} is the peak current of the inductor
- f_{SW} is the converter switching frequency
- R_{C ESR} is the ESR of the output capacitors

8.2.2.8 Loop Stability

The TPS61088 requires external compensation, which allows the loop response to be optimized for each application. The COMP pin is the output of the internal error amplifier. An external compensation network comprised of resistor R5, ceramic capacitors C5 and C8 is connected to the COMP pin.

The power stage small signal loop response of constant off-time (COT) with peak current control can be modeled by 方程式 13.

$$G_{PS}(S) = \frac{R_{O} \times (1 - D)}{2 \times R_{sense}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{ESRZ}}\right) \left(1 - \frac{S}{2 \times \pi \times f_{RHPZ}}\right)}{1 + \frac{S}{2 \times \pi \times f_{P}}}$$
(13)

where

- · D is the switching duty cycle
- R_O is the output load resistance
- R_{sense} is the equivalent internal current sense resistor, which is 0.08 $\,\Omega$

$$f_{\mathsf{P}} = \frac{2}{2\pi \times \mathsf{R}_{\mathsf{O}} \times \mathsf{C}_{\mathsf{O}}} \tag{14}$$

where

· C_O is output capacitor

$$f_{\text{ESRZ}} = \frac{1}{2\pi \times R_{\text{ESR}} \times C_{\text{O}}}$$
(15)

where

R_{ESR} is the equivalent series resistance of the output capacitor

$$f_{\text{RHPZ}} = \frac{R_{\text{O}} \times (1 - D)^2}{2\pi \times L} \tag{16}$$

The COMP pin is the output of the internal transconductance amplifier. 方程式 17 shows the small signal transfer function of compensation network.

$$Gc(S) = \frac{G_{EA} \times R_{EA} \times V_{REF}}{V_{OUT}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{COMZ}}\right)}{\left(1 + \frac{S}{2 \times \pi \times f_{COMP1}}\right)\left(1 + \frac{S}{2 \times \pi \times f_{COMP2}}\right)}$$
(17)

where

- G_{EA} is the transconductance of the amplifier
- R_{EA} is the output resistance of the amplifier
- V_{REF} is the reference voltage at the FB pin
- V_{OUT} is the output voltage
- $f_{\text{COMP1}}, f_{\text{COMP2}}$ are the poles' frequency of the compensation network
- f_{COMZ} is the zero's frequency of the compensation network

The next step is to choose the loop crossover frequency, $f_{\rm C}$. The higher in frequency that the loop gain stays above zero before crossing over, the faster the loop response is. It is generally accepted that the loop gain cross over no higher than the lower of either 1/10 of the switching frequency, $f_{\rm SW}$, or 1/5 of the RHPZ frequency, $f_{\rm RHPZ}$.

Then set the value of R5, C5, and C8 (in <a>\bar{8} 8-1) by following these equations.

$$R5 = \frac{2\pi \times V_{OUT} \times R_{sense} \times f_{C} \times C_{O}}{(1 - D) \times V_{REF} \times G_{EA}}$$
(18)

where

• f_C is the selected crossover frequency

The value of C5 can be set by 方程式 19.

$$C5 = \frac{R_O \times C_O}{2R5} \tag{19}$$

The value of C8 can be set by 方程式 20.

$$C8 = \frac{R_{ESR} \times C_O}{R5}$$
 (20)

If the calculated value of C8 is less than 10 pF, it can be left open.


Designing the loop for greater than 45° of phase margin and greater than 10-dB gain margin eliminates output voltage ringing during the line and load transient.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



8.2.3 Application Curves






图 8-8. Line Transient (V_{OUT} = 9 V, V_{IN} = 3.3 to 3.6 V)



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.7 V to 12 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A typical choice is an electrolytic or tantalum capacitor with a value of 47 $\,\mu$ F.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

10 Layout

10.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If layout is not carefully done, the regulator could suffer from instability and noise problems. To maximize efficiency, switch rise and fall times are very fast. To prevent radiation of high-frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling.

The input capacitor needs to be close to the VIN pin and GND pin in order to reduce the I_{input} supply ripple.

The layout should also be done with well consideration of the thermal as this is a high power density device. A thermal pad that improves the thermal capabilities of the package should be soldered to the large ground plate, using thermal vias underneath the thermal pad.

10.2 Layout Example

The bottom layer is a large ground plane connected to the PGND plane and AGND plane on top layer by vias.




图 10-1. Bottom Layer

10.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125° C under normal operating conditions. Calculate the maximum allowable dissipation, $P_{D(max)}$, and keep the actual power dissipation less than or equal to $P_{D(max)}$. The maximum-power-dissipation limit is determined using 方程式 21.

$$P_{D(max)} = \frac{125 - T_A}{R_{\theta JA}} \tag{21}$$

where

- T_A is the maximum ambient temperature for the application.
- R $_{\theta}$ JA is the junction-to-ambient thermal resistance given in the *Thermal Information* table.

The TPS61088 comes in a thermally-enhanced VQFN package. This package includes a thermal pad that improves the thermal capabilities of the package. The real junction-to-ambient thermal resistance of the package greatly depends on the PCB type, layout, and thermal pad connection. Using thick PCB copper and soldering the thermal pad to a large ground plate enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

11 Device and Documentation Support

11.1 Device Support

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.1.2 Development Support

11.1.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the TPS61088 device with the WEBENCH® Power Designer.

- 1. Start by entering your V_{IN} , V_{OUT} and I_{OUT} requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
 - · Run electrical simulations to see important waveforms and circuit performance,
 - Run thermal simulations to understand the thermal performance of your board,
 - · Export your customized schematic and layout into popular CAD formats,
 - · Print PDF reports for the design, and share your design with colleagues.
- 5. Get more information about WEBENCH tools at www.ti.com/webench.

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

Bluetooth[™] is a trademark of Bluetooth SIG.

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® are registered trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司 www.ti.com 18-Jul-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61088RHLR	ACTIVE	VQFN	RHL	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	S61088A	Samples
TPS61088RHLT	ACTIVE	VQFN	RHL	20	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	S61088A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 18-Jul-2023

OTHER QUALIFIED VERSIONS OF TPS61088:

Automotive: TPS61088-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 30-May-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61088RHLR	VQFN	RHL	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
TPS61088RHLT	VQFN	RHL	20	250	180.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1

www.ti.com 30-May-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61088RHLR	VQFN	RHL	20	3000	346.0	346.0	33.0
TPS61088RHLT	VQFN	RHL	20	250	210.0	185.0	35.0

3.5 x 4.5 mm, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to theri locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司