# Unit – 4 Combinational Logic

### Combinational Logic circuit Implementation:

**Combinational Logic Circuit:** A combinational circuit is one in which the state of the output at any instant is entirely determined by the states of the inputs at that time. The output occurs immediately after a slight propagation delay once the input is given.


There is no memory in combinational circuits. There will be 2<sup>n</sup> combinations of input variable for n inputs. The output will be different for each input combination. Adders, subtractors, decoders, encoders, XOR, XNOR gates, Multiplexer, De-multiplexer etc.

# Combinational circuit design procedure:

- Problem definition. That is problem is stated.
- Determine the number of input and output variables.
- Assign each input and output variable with letter symbol.
- 4) Find the relationship between input and output variables using truth table and logic functions.
- 5) Simplify the logic function using K-map or Boolean algebra.
- Draw logic diagram for the simplified logic expression.

Example: Design a combinational circuit with four input lines that represent a decimal digit in BCD and four output lines that generate the 9's compliment of the input digit.


**Solution:** 



# Truth table:

Inputs		Outputs
Decimal	BCD	9's complement
	WXYZ	АВСЪ
0	0 0 0 0	1 0 0 1
1	0 0 0 1	1 0 0 0
2	0 0 1 0	0 1 1 1
3	0 0 1 1	0 1 1 0
4	0 1 0 0	0 1 0 1
5	0 1 0 1	0 1 0 0
6	0 1 1 0	0 0 1 1
7	0 1 1 1	0 0 1 0
8	1 0 0 0	0 0 0 1
9	1 0 0 1	0 0 0 0


#### K-Map for A:



A = W' X' Y'


Ai Gc

#### K-Map for B:




 $\mathbf{B} = \mathbf{X} \mathbf{Y}' + \mathbf{X}' \mathbf{Y}$ 

#### K-Map for C:



 $\mathbf{C} = \mathbf{Y}$ 


#### K-Map for D:



 $\mathbf{D} = \mathbf{Z}'$ 

#### Logic diagram implementation:

$$A = W' X' Y' B = X Y' + X'Y C = Y D = Z'$$




Adders: Adders are the combinational logic circuit, which is used to add two or more than two bits at a time.

Types of adders:

- 1) Half Adder
- 2) Full Adder

**Half-Adder:** It is a combinational logic circuit, which is used to find the sum of two binary digits at a time. Circuit needs two inputs and two outputs. The input variables designate the augend (x) and addend (y) bits; the output variables produce the sum (S) and carry (C).

#### Block diagram of Half-Adder:




Now we formulate a Truth table to identify the function of half-adder.


x	у	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

The simplified Boolean functions for the two outputs can be obtained directly from the truth table. The simplified **sum of products** expressions are:

$$S = x' y + x y'$$
 or  $S = x \oplus y$   
 $C = x y$ 

#### Logic Diagram of Half Adder:





Ас

Go


The Sum and Carry can be realized in Product of Sums form.

K-map for simplified expression in POS for Sum:

X	Y'	Υ
X'	0	
Х		0


$$Sum(S) = (x + y)(x' + y')$$

# K-Map for Carry:



Carry (C) = (x' + y')'

## Logic diagram of Half-adder for sum and carry in POS:



$$S = (x + y)(x' + y')$$
  
 $C = (x' + y')'$