TRIBHUWAN UNIVERSITY PATAN MULTIPLE CAMPUS

An Assignment on Assignment No.

Submitted By Submitted To

Name: Department of CSIT

Roll No:

Section:

Date:2081/ /

RISC VS CISC: A Comparative Analysis of Computer Architecture Paradigms

* RISC C Reduced Instruction Set Computing)

RISC is a CPU design architecture that utilizes a small set of simplified instructions, each executable within a single clock cycle, focusing on optimizing the execution of basic operations through register-to register operations and a load-store memory access model.

4 Key Features

· Fixed length instruction format

· Single clock cycle execution per instruction

· Load - store architecture

· Large register set.

· Hardware-based pipelining.

· Register-to-register operations

· Limited addressing modes

4 Advantages

· Simplified hardware design

· Better instruction pipelining

· Lower power consumption

· Faster instruction execution

· Easier to implement and debug.

4) Disadvantages

· Requires more RAM for program storage.

· More lines of code needed for complex operations.

· Higher complexity in compiler design

· Limited instruction functionality.

· Requires more registers .

* CISC (Complex Instruction Set Computing)

Cisc is a computer CPU design architecture that implements a large set of complex instructions of varying lengths, capable of performing multistep operations within a single instruction, with direct memory-to-memory operations support.

1) Key Features

- · Variable length instruction format
- · Multi-clock cylce instructions
- · Memory to memory operations
- · Smaller register set
- · Multiple addressing modes
- · Mardware handled complexity
- · Microcode implementation.

L) Advantages

- · Efficient memory usage
- · Backward compability support
- · Fewer lines of assembly code needed
- · Direct memory-to-memory operations
- · Complex operations in a single instructions.

4 Disadvantages

- · Complex decoder circuitry required
- · Higher power consumption
- · Longer instruction execution time
- . More complex hardware design
- · Difficult to implement efficient pipelining.