Reassembly is Hard: A Reflection on Challenges and Strategies

Abstract

Reassembly, a branch of static binary rewriting, has become a main focus of research today. However, despite its widespread use and research interest, there have been no systematic investigations on the techniques and challenges of reassemblers. In this paper, we formally define different types of errors that occur in current existing reassemblers, and present an automated tool named REASSESSOR to find such errors. We attempt to show through our tool and the large-scale benchmark we created the current challenges in the field and how they can be approached.

1 Introduction

Static binary rewriting is imperative to software security in its ability to inline security monitors to binaries without access to the source code. This technique is often used to harden legacy binaries by ensuring Control Flow Integrity (CFI) [29,94,98] or by randomizing code layouts [20,40,44,58,83,88,94]. It has also been well developed in other domains such as malware analysis [12,24,43,93], software debloating [61], bug finding [26,55], and automated code repair [68].

Despite the surging research interests, however, current state of the art techniques still suffer from either applicability or performance overhead. Patch-based approaches, such as Detour [35], Bistro [24], and E9Patch [27], incur little overhead but are limited in the scope of instrumentation points. Table-based approaches such as PSI [96], Multiverse [5], and μ SBS [67], have no such limit but impose both a time and space overhead.

In contrast, reassembly [26,32,84,85,91] is a recent attempt in static binary rewriting to remedy both of these problems. It allows an analyst to add instrumentation to any point in the target binary while keeping both the time and space overhead to a minimum. The key insight here is to first translate a binary into a *relocatable* Intermediate Representation (IR), which can then be easily instrumented with an inline monitor and compiled back to produce a rewritten binary.

To build a relocatable IR from a binary, however, one needs to be able to recover the cross-references in the binary. This is often referred to as a *symbolization* challenge. At a high level, symbolization is the process of restoring symbolic labels, used to make a cross-reference in the IR, from the numeric values in the target binary. Symbolization is challenging because (1) one needs to first identify which numbers from the binary to symbolize, and (2) the numbers in the binary are often formed by a compound symbolic expression.

For instance, let us consider the binary instruction "push 0x42424242". Even if the binary has a global variable foo located at address 0x42424242, one cannot simply determine that the instruction refers to the address of foo, and thus the number must be symbolized unless the value is used later to dereference the memory address. The problem only exacerbates when the binary dynamically computes such addresses at runtime.

For these reasons, reassembly has been limited to small size binaries with predictable control references. Although several heuristics-based solutions have been proposed [32, 84, 85], they all suffer from the imprecision of the underlying symbolization technique: They often mistakenly identify a literal as a pointer or vice versa.

Nonetheless, reassembly is gaining substantial attention especially with increasing use of Position Independent Executable (PIE) binaries. PIEs use relative addressing modes, such as Program Counter (PC)-relative or Global Offset Table (GOT)-relative addressing, and make a relocation table entry in the binary for handling absolute addresses. Therefore, reassemblers do not need to distinguish absolute addresses from constant literals making it seemingly easier to reassemble PIEs than non-PIEs. Indeed, the authors of RetroWrite even claim that their tool can *soundly* rewrite PIEs without the precise recovery of the Control-Flow Graph (CFG) [26].

However, such emerging research trends in reassembly could possibly give a false impression of the field because position-independence itself cannot be a solution to the symbolization challenge. Notably, compiler-generated values may have no relocation information, which makes it difficult to re-

cover the original symbolic labels for them. Our study reveals that recovering such labels indeed requires precise CFGs. Furthermore, imprecise disassembly can cause various reassembly failures as well as symbolization errors.

In this paper, we systematically analyze such weaknesses of the existing reassemblers with our tool, named REASSESSOR. We first formally categorize and define several different errors that occur in each reassembler. We then design and implement REASSESSOR to identify them. At a high level, REASSESSOR finds reassembly errors by diffing compiler-generated assembly code and reassembler-generated assembly code.

We ran REASSESSOR on the benchmark consisting of 14,184 binaries compiled with various compilers and compiler options. With our tool and benchmark, we found that none of the existing reassemblers are free from symbolization errors and furthermore, *building a sound reassembler for PIEs is as difficult as it for non-PIEs*. These results show the current challenges in reassembly and provide guidance for future research. In summary, we make the following contributions:

- We propose a formal framework to categorize reassembler errors into several different types.
- We demonstrate REASSESSOR, an automated tool for finding the defined errors from a reassembler.
- We present a thorough benchmark for evaluating reassemblers, which incorporates both x86 and x64 binaries obtained by compiling various real-world programs with a variety of compiler options.
- We identify various real-world reassembly errors from state-of-the-art tools, and summarize lessons learned.
- We publicize our tool and benchmarks to foster future research in this field.

2 Reassembly

In this section, we first clarify several terms including reassembly and symbolization. We then formally define symbolization errors and categorize different error types.

2.1 Reassembly and Symbolization

The term "reassembly" was first introduced in 2015 by Uroboros [85]. At a high level, reassembly is a static binary rewriting process that works by transforming a binary into a *relocatable representation* such as an Intermediate Representation (IR) or an assembly. The relocatable form can then be trivially instrumented and compiled (or assembled) back to a rewritten binary.

To create a relocatable representation, reassemblers need to first analyze which parts in the binary code denote a reference and turn these references into a symbol. We call such a step the symbolization process. Note that reassembly is different from binary lifting because binary lifting does not involve the symbolization process [42].

The idea of translating a binary into an intermediate form and then recompiling it back to a binary dates back to the 1980s [50]. Traditionally, we call such a technique as binary translation [74], which mainly focused on the *cross-architecture* retargetability, i.e., ISA-to-ISA translation [21,72,87,99]. Previous static binary translators relied on a specific run-time environment, often referred to as a fall-back mechanism, to handle difficult to analyze cases such as indirect jumps [22,23,79].

One might view reassembly then as a way to achieve *fully static* binary translation that does not rely on any runtime support. Although there has been a substantial body of work on static binary translation, including SecondWrite [56,75], LLBT [73], McSema [25], and Zipr [33], those early attempts do not fully leverage symbolization, by either limiting their instrumentation capabilities or relying on runtime support. In this paper, we use the term *reassembly* to exclusively mean a fully static binary translation technique that satisfies the following conditions:

- 1. The technique should not rely on runtime support. For example, we do not regard BinRec [1] as a reassembler because it operates with execution traces.
- 2. The technique should use a symbolization approach when generating a relocatable representation.

2.2 Symbolization Error

During a symbolization process, reassemblers may miss some labels to symbolize, turn some immediate values into wrong labels, or even falsely symbolize some constant literals although they should never be symbolized. We call such an error "symbolization error". To formally define it, we first introduce several terms and assumptions.

Assembly File (α). For brevity, we assume that both compilers and reassemblers produce only a single assembly file α per program. Compilers typically generate multiple assembly files before emitting a binary. Therefore, we combine them to form a single file. Reassemblers of our interest always produce a single assembly file as output for a given binary. We further assume that assembly files are in the Intel syntax.

Assembly and Reassembly Processes. Let α_c be an assembly file obtained from a compiler, and let β be the binary obtained by assembling α_c . We denote the assembly process by Asm. That is, $\text{Asm}(\alpha_c) = \beta$. We then let α_r be the assembly file obtained by reassembling β without adding any instrumentation. We use Reasm to denote the reassembly process: $\text{Reasm}(\beta) = \alpha_r$. Figure 1 illustrates the relationships between α_c , α_r , and β . To detect symbolization errors, we analyze the difference of the labels in α_c and α_r .




Figure 1: Visual description of symbols used.

Normalization. To ease the comparison between α_c and α_r , we assume that both α_c and α_r are normalized to satisfy the following criteria. First, every assembly label should start with the prefix 'L' followed by its address in β . For example, in Figure 1, the label in Line n of α_r is normalized to L1129 as its corresponding address in β is 0×1129 . For those labels with a special suffix, such as @GOTOFF, we preserve the suffix while normalizing the main part. Second, any numbers in an assembly file, whether they are from code or data, should be represented in hexadecimal notation. Finally, every concrete value declared in a data section should be one-byte long. While a long integer 0×12345678 can be defined as ".long 0×12345678 ", our normalization process will break it into

```
type relocexpr_type = TypeI | TypeII | ... | TypeVII

type relocexpr = { // Relocatable expression.
    str: string, // String representation of the expr.
    ty: relocexpr_type // Relocatable expression type.
}

type instruction = {
    str: string, // Assembly instruction string.
    displ: relocexpr, // displacement or null.
    imm: relocexpr // immediate or null.
}

type dataline = {
    value: relocexpr // data value or null.
}
```

Figure 2: ML-style types used in our formal framework.

Table 1: Categorization of relocatable expressions.

		S	Syntax		
		Atomic	Composite		
cs	Absolute address	Type I	Type II		
Semantics	PC-relative address	Type III	Type IV		
ĵii.	GOT-relative address	Type V	Type VI		
Š	Label-relative address	-	Type VII		

four consecutive one-byte values as shown in our example (see the label L4010). Note, however, data declarations with a symbolic expression (e.g., the lines that start with .quad in our example) will not be normalized.

Relocatable Expression. Assembly code is relocatable as any addresses or relative offsets are denoted by a symbolic expression, which will be called relocatable expression. For example, the PC-relative offset of the lea instruction in Figure 1 is shown as a relocatable expression L1129. More formally, a relocatable expression in an assembly file is a symbolic expression with one or more labels, which will be eventually translated into a number, e.g., an immediate or a displacement, in the corresponding binary. In this paper, we represent a relocatable expression as a record (relocexpr) as defined in Figure 2. The ty field of relocexpr returns a relocatable expression type relocexpr_type, which is used to distinguish relocatable expressions based on their syntactic and semantic properties as shown in Table 1.

- 1. **Syntax-based Classification**. We say a relocatable expression is *atomic* if it solely consists of a single label, and *composite* if it is represented with a compound expression. For example, in Figure 3, .LBBO_1 is an atomic expression, whereas msg+16 is a composite, which is translated into the displacement 0x200a06 in the binary shown in Figure 3c. However, it is difficult to recover the original relocatable expression by merely looking at the displacement. Moreover, composite relocatable expressions are present in most binaries: 97.4% of the binaries in our benchmark (§5.2.3).
- 2. **Semantics-based Classification**. We also distinguish relocatable expressions based on their semantics about how they are used to compute an Effective Address (EA). In Intel, there are four different ways to compute an EA. First, one may use an absolute address to directly refer to an EA. One can also obtain an EA in relation to a base point, where the base point is (1) the current Program Counter (PC), (2) the Global Offset Table (GOT), or (3) an arbitrary label other than GOT. Among the three cases, relocatable expressions that represent a label-relative offset always have the form of "label₁ label₂", and thus, they can only be a composite.

Accessing Code. Let Code be a function that takes in an assembly file f as input and returns an array of instructions in f as output. Each instruction is a record (instruction) defined in Figure 2. In Intel assembly instructions, relocatable expressions can only appear either in a displacement (disp) or in an immediate (imm). Thus, the instruction record has two dedicated fields to help access relocatable expressions. Note we do not need to distinguish between operands here as there can be at most one displacement/immediate per instruction in Intel [36]. Both the fields are *nullable*, meaning that they can return a null when there is no displacement/immediate in the instruction or the instruction has a constant displacement/immediate, i.e., no symbolic expression. In Figure 1, for example, we can access the displacement of the mth instruction of α_c with Code(α_c)[m].disp.

Accessing Data. Similarly, let Data be a function that takes in an assembly file and outputs an array of assembly lines that are associated with a data value. We call such assembly lines a data line (dataline type in Figure 2). We access the value of a data line with the value field, which returns a relocatable expression (relocexpr) if exists. It will return null when the data line has a constant value. In Figure 1, for instance, Data(α_r)[m].value = null and Data(α_r)[m + 4].value = L1204.

Accessing Addresses. We let Addr be a function that takes in either an instruction or a dataline as input, and returns the corresponding address in β . This function makes explicit the relationship between two assembly lines respectively in α_c and α_r by referring to the address in the binary β . The red boxes in Figure 1 shows that Addr returns the address 0×1129 for both $Code(\alpha_c)[n]$ and $Code(\alpha_r)[n]$.

Symbolization Error. A symbolization error occurs when two assembly lines respectively in α_c and α_r have difference in their labels while representing the same instruction or data value in β . We now define it formally as follows.

Definition 1 (Symbolization Error). Given α_c and $\alpha_r = \text{Reasm}(\text{Asm}(\alpha_c))$, Reasm has a symbolization error if and only if there exist m and n such that

$$\left(\begin{array}{c} \operatorname{Addr}(\operatorname{Code}(\alpha_c)[m]) = \operatorname{Addr}(\operatorname{Code}(\alpha_r)[n]) \\ \wedge \operatorname{Code}(\alpha_c)[m] \neq \operatorname{Code}(\alpha_r)[n] \\ \vee \left(\begin{array}{c} \operatorname{Addr}(\operatorname{Data}(\alpha_c)[m]) = \operatorname{Addr}(\operatorname{Data}(\alpha_r)[n]) \\ \wedge \operatorname{Data}(\alpha_c)[m] \neq \operatorname{Data}(\alpha_r)[n] \end{array} \right)$$

We say there is a False-Negative (FN) error when the reassembler fails to recover a relocatable expression from a number in $\beta = \text{Asm}(\alpha_c)$, while the corresponding assembly line in α_c has a relocatable expression.

```
char msg[] = "Hi Reassembler\n";
void foo()

for(char *p = msg; p < msg+sizeof(msg); ++p)

putchar(*p);
}</pre>
```

(a) Source code in C.

```
Disassembly of section .text:
                                  0x628:
                                           push
                                                   r14
         r14
                                  0x62a:
 push
                                           push
                                                   rbx
 push
                                  0x62b:
 push
         rax
                                  0x62c:
                                           lea
                                                   rbx, [rip+0x2009fd]
         rbx, [rip+msq]
                                  0x633:
                                                  r14, [rip+0x200a06]
 lea
                                           lea
                                  0x63a:
                                                  edi, BYTE PTR [rbx]
         r14, [rip+msg+16]
 lea
                                           movsx
                                  0x63d:
 movsx
         edi, byte ptr [rbx]
                                  0x63f:
                                           call
                                                   520
                                  0x644:
                                                   rbx
 xor
         eax, eax
                                           inc
         putchar@PLT
                                           cmp
 inc
                                  0x64a:
                                                   63a
         rbx, r14
                                           add
                                                       0x8
 cmp
                                  0x64c:
                                                  rsp.
 ήb
         .LBB0 1
                                  0x650:
                                           pop
                                                  rbx
 add
         rsp, 8
                                  0x651:
 pop
         rhx
                                  0x653:
 qoq
         r14
                                  Contents of section .data
                                  0x201030: 48 69 20 ...; "Hi Reassemblr"
.section
          .data
                                  Contents of section .bss
.asciz "Hi Reassembler\n"
                                  0x201040: 00 00 00 00 ...
```

(b) x86-64 assembly code produced by Clang.

(c) Disassembled PIE binary code.

Figure 3: Example describing a symbolization challenge.

Definition 2 (False Negatives). Given α_c and $\alpha_r = \text{Reasm}(\text{Asm}(\alpha_c))$, Reasm has a false-negative error if and only if there exist m and n such that

```
 \begin{cases} & \operatorname{Addr}(\operatorname{Code}(\alpha_c)[m]) = \operatorname{Addr}(\operatorname{Code}(\alpha_r)[n]) \\ \wedge & \operatorname{Code}(\alpha_c)[m].\operatorname{disp} \neq \operatorname{null} \\ \wedge & \operatorname{Code}(\alpha_r)[n].\operatorname{disp} = \operatorname{null} \\ & \operatorname{Addr}(\operatorname{Code}(\alpha_c)[m]) = \operatorname{Addr}(\operatorname{Code}(\alpha_r)[n]) \\ \wedge & \operatorname{Code}(\alpha_c)[m].\operatorname{imm} \neq \operatorname{null} \\ \wedge & \operatorname{Code}(\alpha_r)[n].\operatorname{imm} = \operatorname{null} \\ & \operatorname{Addr}(\operatorname{Data}(\alpha_c)[m]) = \operatorname{Addr}(\operatorname{Data}(\alpha_r)[n]) \\ \wedge & \operatorname{Data}(\alpha_c)[m].\operatorname{value} \neq \operatorname{null} \\ \wedge & \operatorname{Data}(\alpha_r)[n].\operatorname{value} = \operatorname{null} \end{cases}
```

Similarly, we say there is a False-Positive (FP) error when the reassembler recovered a wrong relocatable expression from the given binary $\beta = Asm(\alpha_c)$.

Definition 3 (False Positives). Given α_c and $\alpha_r = \text{Reasm}(\text{Asm}(\alpha_c))$, Reasm has a false-positive error if and only if there exist m and n such that

```
 \begin{pmatrix} & \operatorname{Addr}(\operatorname{Code}(\alpha_c)[m]) = \operatorname{Addr}(\operatorname{Code}(\alpha_r)[n]) \\ \wedge & \operatorname{Code}(\alpha_c)[m].\operatorname{disp} \neq \operatorname{Code}(\alpha_r)[n].\operatorname{disp} \\ \wedge & \operatorname{Code}(\alpha_r)[n].\operatorname{disp} \neq \operatorname{null} \\ & \operatorname{Addr}(\operatorname{Code}(\alpha_c)[m]) = \operatorname{Addr}(\operatorname{Code}(\alpha_r)[n]) \\ \wedge & \operatorname{Code}(\alpha_c)[m].\operatorname{imm} \neq \operatorname{Code}(\alpha_r)[n].\operatorname{imm} \\ \wedge & \operatorname{Code}(\alpha_r)[n].\operatorname{imm} \neq \operatorname{null} \\ & \operatorname{Addr}(\operatorname{Data}(\alpha_c)[m]) = \operatorname{Addr}(\operatorname{Data}(\alpha_r)[n]) \\ \wedge & \operatorname{Data}(\alpha_c)[m].\operatorname{value} \neq \operatorname{Data}(\alpha_r)[n].\operatorname{value} \\ \wedge & \operatorname{Code}(\alpha_r)[n].\operatorname{value} \neq \operatorname{null} \end{pmatrix}
```

 $^{^1}$ A displacement is a non-register value in a memory operand, e.g., 42 in mov rax, [rdx + 42]. An immediate is a number-only operand value, e.g., 42 in push 42.

Table 2:	Categorization	of symbo	lization	errors.

ID.	Relocatable Expression in α_c				Observable				Ex.
	Syntax	Semantics	Type	32	64	PIE	noPIE	FP/FN	
E1	Atomic	Absolute	I	✓	✓	✓	1	FP FN	§A.1 §A.2
E2	Composite	Absolute	II	/	/	✓	✓	FP FN	§A.3 §A.4
Е3	Atomic	PC-rel	III	1	✓	1	1	FP FN	§A.5 §A.6
E4	Composite	PC-rel	IV	X	✓	✓	1	FP FN	§A.7 §A.8
E5	Atomic	GOT-rel	V	✓	X	✓	X	FP FN	§A.9 §A.10
E6	Composite	GOT-rel	VI	✓	X	✓	X	FP FN	§A.11 §A.12
E7	Composite	Lab-rel	VII	1	/	✓	X	FP FN	§A.13 §A.14
E8	Constant	-	-	✓	✓	✓	✓	FP	§A.15

2.3 Categorization of Symbolization Errors

Recall from §2.2, a symbolization error occurs when there is a mismatch between two corresponding relocatable expressions (relocexpr) respectively in α_c and α_r . We can further categorize symbolization errors based on the properties of the mismatched relocatable expressions.

Suppose there is a mismatch between two relocatable expressions $e_c \in \alpha_c$ and $e_r \in \alpha_r$. We can then classify symbolization errors into the eight categories shown in Table 2 based on the type of e_c . This way, we can see which assembly constructs are difficult to recover by the reassembler. In case e_c is null, the error is always due to the false symbolization of a non-relocatable expression. Thus, we separately consider this case as E8. We further subdivide each error category based on whether they are a False Positive (FP) or a False Negative (FN). This gives us a total of fifteen different error cases: We deduct one because **E8** can only have false positives by definition. For each of the error category, we present in the Appendix an example error case that REASSESSOR found as indicated by the last column of Table 2. The Observable column in the table summarizes where each of the error types is observed in our benchmark.

3 REASSESSOR Design

This section describes the design and implementation of RE-ASSESSOR, an automated tool to detect symbolization errors defined in §2.3. We start by presenting the overall architecture of REASSESSOR. We then discuss several technical challenges in designing REASSESSOR and show how we handle them. Finally, we discuss the soundness of our error detection strategy.




Figure 4: REASSESSOR architecture.

3.1 Overview

At a high level, REASSESSOR takes in as input a compilergenerated assembly file (α_c) , a binary file (β) , and a reassembler-generated assembly file (α_r) . It then outputs a list of symbolization errors found. Figure 4 depicts the overall architecture of REASSESSOR.

First, there is a preprocessing step that needs to be performed before operating REASSESSOR, which is to run both a compiler and a reassembler under test to produce the triple $(\alpha_c, \beta, \alpha_r)$. The CONCAT module merges all the assembly files generated by the compiler into one. The STRIP module strips off debug symbols from the binary β to provide a stripped binary β' as input to the target reassembler. Note that REASSESSOR uses β , but not β' , as it requires debug symbols to connect a binary address to an assembly line. The strip process is optional as some reassemblers, such as RetroWrite, require debugging information to operate. §3.2 discuss several challenges we observed while obtaining assembly files from compilers and how we handle them.

Next, the ADDRMAPPER module takes in an assembly file and a binary as input, and returns an annotated assembly file that provides means to identify the corresponding addresses of the assembly lines. That is, it parses the given assembly file and maps each line in the assembly with a concrete address appeared in the given binary. Given the triple $(\alpha_c, \beta, \alpha_r)$, we run ADDRMAPPER twice with two different inputs: (α_c, β) and (α_r, β) . This way we can obtain two annotated assembly files: α'_c and α'_r . §3.3 details the design of ADDRMAPPER.

Each of the annotated assembly files goes through the NOR-MALIZER module, which transforms assembly expressions into a canonical form to ease the comparison. In return, we obtain normalized (and annotated) assembly files: α_c'' and α_r'' . We describe the detailed implementation in §3.4.

Finally, the DIFFER module takes in the two normalized assembly files (α_c'' and α_r'') as input, and returns a list of symbolization errors found. In our implementation, DIFFER also reports reassembly bugs that are not a symbolization error. For example, it can also detect reassembly bugs that are due to erroneous disassembly. §3.5 details its design.

Implementation We have implemented REASSESSOR in approximately 2.8K SLoC of Python: 0.4K SLoC for the preprocessing module, 2.4K SLoC for the main modules (ADDRMAPPER, NORMALIZER, and DIFFER) of REASSESSOR. We leveraged Capstone [63] for disassembling binaries, and pyelftools [7] for parsing ELF headers and DWARF debugging information.

3.2 Generating Assembly Files

Most compilers indeed provide a command line switch (-save-temps) that forces them to preserve all the intermediate files including assembly files generated during the compilation process. Although it seems trivial, obtaining assembly files from a compiler is challenging due to potentially complex source structures.

Suppose there are two programs that share a source file f, which contains #if directives to provide two or more different implementations of the same function in f. When the two programs define different macros, we will obtain two different versions of assembly files from f for each program. Unfortunately, those two assembly files share the same path because they are from the same source file. Thus, if we compile the package with the make command, one assembly file will overwrite the other, leaving only one assembly file. We observed this problem in the GNU coreutils package, and Clang was not able to separate assembly files in this particular case.

To handle the aforementioned challenges, we leverage loggedfs [31] while building a project. It allows us to check if any assembly file has been overwritten by the compiler. When we identify such cases during compilation, we manually recover those files.

3.3 Address Mapping

Recall that ADDRMAPPER associates concrete addresses in β with assembly lines in α to produce α' , which is an annotated assembly file that has a mapping from each assembly line to its address. This is to implement the Addr function defined in §2.2. There are two design requirements that need to be satisfied for ADDRMAPPER.

- Our tool should be resilient to parsing errors because reassemblers often produce grammatically incorrect assembly files (§3.3.1).
- Our tool should be able to identify concrete addresses for assembly lines located in both code (§3.3.2) and data sections (§3.3.3).

3.3.1 Error-Resilient Parsing

Reassemblers sometimes produce grammatically wrong assembly files due to implementation errors. If we simply regard

such cases as a bug, we will not be able to figure out the actual symbolization problems thwarting the reassembly process.

During the course of our study, we found that both Ramblr and RetroWrite can generate invalid assembly files including ones with (1) duplicate label definitions, and (2) references to undefined labels. Therefore, we implemented our own assembly parser, which can disregard such parsing errors and keep consuming the next assembly lines.

3.3.2 Calculating Code Addresses

Given an assembly file α and a binary file β , we associate the address in β with every assembly instruction in α in the following three steps.

First, we enumerate every function in β with the help of the debugging information stored in β . Second, for each function, we find the corresponding function definition in α based on the function name and the source file name. Third, we then enumerate every assembly instruction in the function that we found in α , and assign a concrete address to each of the instructions. The third step runs for every function so that we can give a concrete address for every assembly instruction.

We note that compilers (or linkers) can emit no-op instructions even though the corresponding assembly file does not include no-op instructions. Such no-op instructions have many different forms, e.g., "nop", "nop DWORD ptr [eax+eax*1+0x0]", "lea esi, [esi]", and so forth. REASSESSOR regards every instruction that does not change the CPU state other than the PC register as a "semantic no-op instruction", and ignores them to correctly match every binary instruction with the right assembly instruction.

3.3.3 Calculating Data Addresses

Unlike instruction addresses, not every data value in a binary has a debug symbol attached to it. For example, compiler-generated data values, such as jump table entries, have no debug symbol. Therefore, one cannot simply adopt the same method we used for obtaining code addresses.

At a high level, ADDRMAPPER uses two different methods to compute data addresses: (1) for compiler-generated assembly files, it uses local symbols generated by the compiler; and (2) for reassembly-generated assembly files, it leverages tool-specific metadata generated by each reassembler.

Data Addresses for α_c . Compilers assign a *local symbol* to compiler-generated data values, which can be easily identified as they are always prefixed by a dot (.) symbol. Furthermore, we can infer data addresses by examining how local symbols are referenced in the assembly (α_c) as illustrated in Figure 5. First, it enumerates all possible local symbols (including the symbol .Lswitch.table.convert_move). Next, for each local symbol, it searches for an instruction that references the symbol. Finally, ADDRMAPPER locates the cor-




Figure 5: Calculating data addresses from local symbols.

responding instruction in β with the debugging information. We note that the corresponding displacement value of .Lswitch.table.convert_move is 0x823800c. Hence, we know that the data line 4 has the value 0x823800c.

Data Addresses for α_r . Reassembler-generated assembly files do not contain any local symbols. However, any data values that are examined by the reassembler will be explicitly assigned with a label. Existing reassemblers always produce an assembly label with enough metadata attached to it for debugging purpose. Therefore, it is trivial to realize the data address for α_r . For example, every data value in α_r generated by Ramblr has an explicit annotation showing at which address the data value is located. Thus, ADDRMAPPER simply parses such meta information to construct a mapping from a data line to the binary address.

3.4 Assembly Normalization

Recall from §2.2, our definition of symbolization error is based on the assumption that assembly files are syntactically normalized. In our implementation, NORMALIZER converts an annotated assembly file α' into another annotated assembly file α'' , which contains only canonical assembly expressions making a comparison between assembly files straightforward.

Specifically, NORMALIZER first parses an assembly file written in either the AT&T syntax or the Intel syntax into a data structure representing the Abstract Syntax Tree (AST) of the assembly file. It then converts labels in the AST to have a normalized name with the corresponding address (as described in §2.2). Next, NORMALIZER breaks constant data values into a sequence of byte values. The modified ASTs will then be used as input to the DIFFER module.

3.5 Assembly Diffing

The last step of REASSESSOR is DIFFER, which compares two annotated assembly files α_c'' and α_r'' to find potential errors in the reassembler under test, i.e., Reasm. Specifically, DIFFER compares the ASTs of the assembly files, and sees if there is any mismatch. Note DIFFER ignores compiler-generated functions and sections for diffing. For every mismatch found, it examines the mismatched expression in both α_c'' and α_r'' to decide the error type, and reports the error. As an example, consider the error case in §A.2 where there is a mismatch in the second operand of the cmp instructions. In this case, REASSESSOR will realize that the atomic relocatable expression L759ab0 is not symbolized by the reassembler under test. Since the expression represents an absolute address, it is a Type I relocatable expression, and this is a false-negative error. Therefore, REASSESSOR will report this error as an E1 false-negative error according to Table 2.

In our current implementation, REASSESSOR detects not only symbolization errors, but also reassembly errors due to incorrect disassembly. It is indeed straightforward to identify such errors by comparing two AST expressions. For example, if two AST have completely different opcode or operands, then the error is due to the wrong disassembly. Our study reveals that disassembly errors are also prevalent (§5.3.2).

3.6 Soundness of REASSESSOR

REASSESSOR detects errors when there is a mismatch between two relocatable expressions. However, not every mismatch is necessarily a bug that affects the actual semantics of the reassembled program. Nonetheless, we show both theoretically and empirically such *unsound* cases are rare.

First, false negative errors—found when the reassembler failed to symbolize a relocatable expression—are sound as long as the erroneous instruction is reachable. If the erroneous instruction is dead code, then the error will not change the program behavior. However, since dead code is rare in practice due to compiler optimizations, we can say that false negative errors found by REASSESSOR are likely to be a real error.

Second, false positive errors on code pointers are sound as long as the erroneous instruction is reachable. If the reassembler falsely symbolizes a code pointer to a wrong label, then it is always problematic unless the instruction is dead code. Again, it is unlikely to encounter dead code for such instructions, and thus, we can conclude that false positive errors on code pointers are likely to be sound.

Finally, false positive errors on data pointers are sound unless the data sections are fixed. All the reassemblers that we studied, except Uroboros [85], do not fix the data layout. Previous research focuses on symbolizing relocatable expressions that fall outside the data sections assuming that false symbolization inside data sections does not affect the behavior of the program. That is, when there is a number that

Table 3: Number of binaries generated from different source packages and compilers to construct our benchmark.

Compiler	coreutils		binutils		SF	Total	
	Succ.	Fail.	Succ.	Fail.	Succ.	Fail.	Succ.
GCC	5,136	0	720	0	1,488	0	7,344
Clang	5,112	24	4 720		1,008	480	6,840
	10,248	24	1,440	0	2,496	480	14,184

falls into a data section, those tools simply give a label to the corresponding data line. However, this assumption is false as our empirical study shows (§5.4.5). Therefore, one cannot simply disregard false positive errors for data pointers.

4 Building Benchmark

To test reassemblers with REASSESSOR, one needs to have a set of triples $(\alpha_c, \beta, \alpha_r)$ that can reflect various code and data patterns. Thus, we create our own benchmark with various combinations of compilers, linkers, target ISAs, and compiler options. Our benchmark is created by compiling three source packages totaling 153 executable programs as follows.

- GNU coreutils (v8.30): 107 executable programs.
- GNU binutils (v2.31.1): 15 executable programs.
- SPEC CPU 2006 (v1.1): 31 executable programs.

We consider all possible combinations of the following configurations in order to produce assemblies and binaries with diverse assembly expression patterns.

- ISA: x86 and x86-64 (= 2)
- Compilers: GCC v7.5.0 and Clang v12.0 (= 2)
- Linkers: GNU ld v2.30 and GNU gold v1.15 (= 2)
- PIE/non-PIE: produce a PIE or a non-PIE (= 2)
- Optimization: O0, O1, O2, O3, Os, and Ofast (= 6)

For each executable program, we can generate $96 (= 2 \times 2 \times 2 \times 2 \times 6)$ different binaries, which sums up to 14,688 binaries (= 96×153) in total. Unfortunately, however, we observed several compilation errors when compiling with Clang. Table 3 summarizes the overall build results. In total, we were able to obtain 14,184 binaries.

We compiled all these programs with the <code>-save-temps</code> option in order to obtain assembly files during compilation. We also used <code>loggedfs</code> to recover overwritten assembly files as discussed in §3.2. We also enabled the <code>-g</code> option to produce binaries with debugging information. For each binary, we made a stripped copy by running the <code>strip</code> command. Hence, our benchmark includes a total of 14,184 not-stripped binaries and 14,184 stripped binaries.

5 Evaluation

We now evaluate existing reassemblers with REASSESSOR to identify potential reassembly challenges and their implication. In particular, we address the following research questions.

- **RQ1.** What are the characteristics of relocatable expressions in real-world binaries? Are there any reassembly techniques that can suffer due to the characteristics? (§5.2)
- **RQ2.** Can the current state-of-the-art reassemblers produce correct assemblies? How accurate are they? (§5.3)
- **RQ3.** How do the symbolization errors found by REASSES-SOR look? Can we get useful insights from them? (§5.4)

5.1 Experimental Setup

To evaluate REASSESSOR, we tested the three state-of-the-art reassemblers: Ramblr (commit 617130, Apr. 2021), RetroWrite (commit af17e0, Nov. 2020), and Ddisasm (v1.4.0, Mar. 2021). We first ran each tool with the binaries in our benchmark (§4), and collected reassembled assembly files. Next, we constructed a list of triples (α_c , β , α_r) with the generated assembly files, and ran REASSESSOR on each of the triples to discover errors in the reassemblers. Note that each tool supports different sets of binaries: Ramblr only works with non-PIE binaries and RetroWrite only works with x86-64 PIE binaries. Thus, we used only a subset of the 14,184 binaries for those tools: used 7,104 non-PIE binaries for Ramblr, and 3,540 x86-64 PIE binaries for RetroWrite. We also gave not-stripped binaries as input to RetroWrite because it requires debugging information to operate.

5.2 Statistics about Relocatable Expressions

With our custom assembly parser (§3.3.1), we examined every relocatable expression of the assembly files in our benchmark in order to understand the statistical characteristics of them. In particular, we answer the following questions: (1) Do code pointers always point to a function? (2) Do x86-64 PIE binaries have any hard-to-recover relocatable expressions? (3) How much proportion of composite relocatable expressions are there in our benchmark?

5.2.1 Reflection on Code Pointer Heuristics

Previous reassemblers, such as Uroboros [85], assume that code pointers can only point to a function entry. We used REASSESSOR to analyze all the relocatable expressions found in our benchmark to check if there is a code pointer that refers to a location other than a function entry. As a result, we found 198 such expressions from 0.34% of the binaries in our benchmark. We further analyzed those assembly files to understand the root cause, and found that it was due to




Figure 6: Proportion of each relocatable expression type for x86-64 PIE assemblies.

goto statements used in the SPEC CPU benchmark. This result highlights the fact that one cannot simply assume that a program is well structured.

5.2.2 Breaking the Myth of x86-64 PIE Reassembly

Recall that recent reassemblers, such as RetroWrite [26], Egalito [91], and LLR [60], focus on x86-64 PIEs due to the easiness of identifying must-symbolize targets. In case there is an instruction that uses absolute addressing, the compiler will make a relocation entry in the resulting binary so that the reference can always be relocated at link time. For these reasons, some researchers have believed that x86-64 PIE reassembly can be sound without precise CFG recovery. But is this true? Are there any relocatable expressions that cannot be identified by PC-relative instructions or with the relocation table?

We answer this question by analyzing the x86-64 PIE binaries (3,540 binaries in total) in our benchmark and all the corresponding compiler-generated assembly files. Specifically, we examined every relocatable expression in the assembly files and measured the proportion of each relocatable expression type as illustrated in Figure 6. As expected, most relocatable expressions used in x86-64 PIEs are PC-relative addresses (Type III and Type IV), and none of the expressions is GOT-relative addresses (no Type V nor Type VI).

More importantly, we found that 7.776% of x86-64 PIEs use label-relative (Type VII) relocatable expressions, and all of them are located in a data section representing a jump table entry. This implies that *precise* CFG recovery is indeed a key requirement for reassembly even for x86-64 PIEs because one cannot recover the correct expressions without precise CFGs.

To understand why CFG recovery matters, let us consider a toy example in Figure 7 we created. Figure 7b and Figure 7c respectively show α_c and β obtained by compiling the source code with Clang to get a x86-64 PIE. Note there is a jump table at .LJTI0_0 for the switch statement where each entry is in the form of "label₁ - label₂", i.e., Type VII. One may analyze the lea instruction as well as the following jmp instruction to realize that the data value at 0x830 is the start

```
int output=0;
    const int bar[]={-0x180, -0x190, -0x1a0, -0x1b0};
    void foo(unsigned int input) {
      int *p = (int *)bar - 3;
      switch(input) {
        case 0: output = bar[0]; break;
        case 1: output = bar[1]; break;
        case 2: output = bar[2]; break;
        case 3: output = bar[3]; break;
10
        default:
            if(input < 7) output = p[input]; break;</pre>
11
12
     printf("In:%x, Out:%x\n", input, output);
13
14
```

(a) Source code in C.

```
foo:
                                      foo:
                                         ; . .
 lea rax, [rip+.LJTI0 0]
                                      0x69c: lea rax, [rip+0x18d]; 0x830
                                      0x6ab: add rdx, rax
 add rdx, rax
 jmp rdx
                                     Ox6ae: jmp
                                                  rdx
section
           .rodata
                                      .section
                                                 rodata
                                      ; This part corresponds to .LJTIO_{0}
.LJTIO 0:
           .LBB0_1-.LJTI0_0
                                      0x830:
                                              80 fe ff ff
   .long
   .long
            .LBB0_2-.LJTI0_0
                                      0x834:
                                              91 fe ff ff
    .long
            .LBB0 3-.LJTI0 0
                                      0x838:
                                              a2 fe ff ff
           .LBB0 4-.LJTIO 0
   .lona
                                      0x83c:
                                              b3 fe ff ff
                                      ; This part corresponds to bar
    .long
                                      0x840
           0xfffffe80 ; -0x180
                                               80 fe ff ff
           0xfffffe70 ; -0x190
    .long
                                      0x844:
                                               70 fe ff ff
           Oxfffffe60 ; -0x1a0
    .lona
           0xfffffe50 ; -0x1b0
                                      0x84c:
```

Figure 7: Example describing the problem of label-relative relocatable expressions in x86-64 PIEs.

(c) Disassembled β.

(b) x86-64 assembly (α_c).

address of the jump table. However, the main problem is to figure out where the jump table ends. Knowing the precise jump table bounds implies complete CFG recovery. In this example, the global array elements immediately follow the jump table, and all the reassemblers that we tested failed to identify the correct jump table boundary, causing it to create a malfunctioning binary.

This result highlights the importance of CFG recovery even for x86-64 PIEs. Moreover, RetroWrite and Ddisasm had E7 symbolization errors for 9.9% of the x86-64 PIE binaries in our benchmark. Thus, we conclude that precise CFG recovery is a necessary condition for sound reassembly of x86-64 PIEs.

5.2.3 Significance of Composite Expressions

Recall from §2.2, recovering composite relocatable expressions is challenging as we cannot identify the original reference unless we understand the entire program semantics. Indeed, identifying the origin of a pointer can be reduced to the traditional variable recovery problem [4,47,69]. Thus, it is natural to ask how many of the relocatable expressions are composite. What is the significance of composite relocatable expressions?




Figure 8: Proportion of composite relocatable expressions over different compiler optimization options.

We answer this question by measuring the proportion of composite and atomic relocatable expressions in our benchmark. First, there are a total of 231,651,728 relocatable expressions in our benchmark, and 3.12 % of them are indeed composite. Furthermore, 97.4% of the binaries in our benchmark contain at least one composite relocatable expression.

Unfortunately correctly symbolizing composite relocatable expressions is extremely difficult: only 2.8% of the expressions were correctly symbolized by Ddisasm, and the other tools had zero success rate. This problem can be circumvented by fixing the layout of data sections as indicated by Uroboros [85], but it will prevent data instrumentation.

Figure 8 describes the proportion of composite relocatable expressions for different sets of assemblies compiled with different compiler optimization options. It has turned out that we get more composite relocatable expressions as we apply more aggressive optimizations. The Ofast option, which is the most aggressive one, produced the most number of composite expressions (4.65%). Thus, handling composite relocatable expressions becomes more difficult when dealing with optimized binaries.

The problem can only become worse when the symbolization target, i.e., a displacement or an immediate in the binary, does *not* fall into a predefined memory region as indicated by [84]. We found that 1.15% of the binaries in our benchmark have at least one composite expression pointing outside of valid memory ranges. We further discuss in §5.4.5 why existing heuristics suggested by Ddisasm and Ramblr are not enough to handle such cases.

5.3 Reassembly Errors

We now present the reassembly errors that REASSESSOR found from the three state-of-the-art reassemblers with our benchmark. While running our experiments, we found that not every binary in our benchmark is reassemblable by the reassemblers, and not every reassembled binary can be compiled. Table 4 summarizes the results. The "Ran" columns show the success rate of each reassembler execution, and the "Comp." columns show the success rate of each compilation attempt. First, Ramblr, RetroWrite, and Ddisasm were able

Table 4: Reassembly success rates for different binary sets.

		Ramblr		Retro	Write	Ddisasm		
		Ran	Comp.*	Ran	Comp.	Ran	Comp.	
	coreutils	74.5%	0.00%	100%	35.8%	100%	43.9%	
CCC	binutils	70.0%	0.00%	13.3%	8.9%	100%	49.9%	
Ö	SPEC	55.8%	0.00%	93.8%	53.5%	97.9%	44.2%	
50	coreutils	49.9%	0.00%	100%	82.5%	100%	50.0%	
Clang	binutils	21.1%	0.00%	100%	83.3%	100%	46.4%	
ū	SPEC	33.3%	0.00%	100%	55.5%	100%	46.4%	
Tota	l succ. rate	57.8%	0.00%	94.9%	56.9%	99.8%	46.9%	
Total succ. bins.		4,106	0	3,361	2,015	14,153	6,657	
Tota	l tried bins.	7,104	7,104	3,540	3,540	14,184	14,184	

^{*} Comp. means the produced assembly file compiled successfully.

to produce an assembly file for 57.8%, 94.9%, and 99.8% of the binaries, respectively. The tools did not produce assembly files due to various runtime errors.

Among the generated assembly files, only 40.1% of them were compilable. None of the assembly files produced by Ramblr was valid: There were duplicate symbols in each assembly file. About a half of the files generated by RetroWrite and Ddisasm were not compilable. Although those files do not compile, we can still analyze reassembly errors as our parser is error-resilient as discussed in §3.3.1. Nonetheless these results show that reassembly is not a mature field and there is still plenty of room for improvement.

In this section, we present the reassembly errors (both symbolization and disassembly errors) that REASSESSOR found from the three reassemblers of our interest, and compare them in terms of the reassembly accuracy.

5.3.1 Symbolization Errors

For all the assembly files generated by each tool, we ran RE-ASSESSOR to identify symbolization errors. Table 5 presents the number of symbolization errors found for each error type. Ramblr does not have **E5–E7** errors—marked with a dash—because it only handles non-PIE binaries while Type V–VII relocatable expressions are only found in PIE binaries. RetroWrite does not have **E5–E6** errors because it only supports x86-64 PIE binaries while Type V and type VI relocatable expressions are only found in x86 PIE binaries.

From the table, we observe that all the reassemblers are vulnerable to every type of symbolization error. As we will discuss in §5.4, we were able to discover various code and data patterns that previous reassemblers do not handle. Note that **E7** FP was not found in our benchmark. This means, those reassemblers that we tested conservatively approximate jump table boundaries. Therefore, they produce lots of false negatives in return. Nevertheless, we were able to showcase a toy program shown in Figure 7 that can produce **E7** FP for all the tools that we tested. Therefore, we conclude that none of the reassemblers is free from any of the symbolization errors.

Table 5: Number of reassembly errors REASSESSOR found.

			Ramblr	RetroWrite	Ddisasm
# of Bins Reassembled		4,106	3,361	14,153	
		# of TPs	10,009,238	3,077,538	26,103,396
	E1	# of FPs	654	37	34,377
		# of FNs	59,096	171,835	14,205,545
		# of TPs	0	0	12,320
	E2	# of FPs	611,359	67,967	2,254,648
		# of FNs	6,358	16,805	301,110
ırs		# of TPs	27,103,731	35,478,243	150,768,242
rrc	E3	# of FPs	812	42,545	34,160
n E		# of FNs	7,020	74	5,065
Symbolization Errors		# of TPs	0	0	4,670
liz	E4	# of FPs	387,877	850,176	1,789,996
nbe		# of FNs	134	0	14
Sy		# of TPs	_*	_	3,074,957
	E5	# of FPs	-	-	128,733
		# of FNs	-	-	8,217,832
		# of TPs	-	_	61
	E6	# of FPs	-	-	444,621
		# of FNs	-	-	298,191
		# of TPs	-	3,799,134	4,389,032
	E7	# of FPs	-	0	0
		# of FNs	-	276	886,244
	E8	# of FPs	61,974	0	425,232
Disa	nem	# of TPs	147,286,209	158,291,404	861,577,701
		# of FPs	434,359	0	782,431
Errors		# of FNs	3,365,139	0	57,344,583

^{*} The dashes (-) mean that the tool does not support reassembling the corresponding binaries.

The numbers in Table 5 do not directly compare the reassembly capability of each tool because they can run different sets of binaries in our benchmark. Therefore, we used two different subsets of our benchmark to fairly compare those tools in terms of symbolization accuracy. Figure 9 illustrates two experimental results: Figure 9a compares Ddisasm and RetroWrite on x86-64 PIE binaries, and Figure 9b compares Ddisasm and Ramblr on non-PIE binaries. Note that those tools did not show a significant difference in terms of the number of symbolization errors for most of the error types, but E8: Ddisasm significantly outperformed Ramblr in terms of E8. We believe this result suggests the need for a significant breakthrough in reassembly technology.

5.3.2 Disassembly Errors

Recall from §3.5, REASSESSOR can also find disassembly errors during the reassembly process. Disassembling binaries is challenging by itself [2, 10, 59, 70], and thus, existing reassemblers are not free from disassembly errors. The bottom part of Table 5 shows the number of disassembly errors found from each reassembler. Note that RetroWrite leverages de-




Figure 9: Number of symbolization errors found by each tool on two different binary sets.

bugging information to disassemble binaries, so there is no disassembly error. The other tools leverage various techniques to improve the accuracy of disassembly, but our evaluation shows that they still suffer from disassembly errors in terms of both FPs and FNs. More importantly, we found that such disassembly errors can lead to a symbolization error, and vice versa, as discussed in §5.4.2 and §5.4.4.

5.4 Dissecting Reassembly Errors

We further analyzed reassembly error cases REASSESSOR found to extract useful insights. In particular, we analyzed common patterns found in our bug database and manually analyzed several of those patterns to discover interesting ones. This section presents our findings as summarized below.

- There are previously unknown FN patterns. (§5.4.1)
- Disassembly can affect symbolization. (§5.4.2)
- There are previously unknown FP patterns. (§5.4.3)
- Symbolization can affect disassembly. (§5.4.4)
- Data addresses can vary with different linkers. (§5.4.5)

5.4.1 False Negatives

Previous work showed that false negative errors are mostly due to composite relocatable expressions (e.g., §6.2 of [32]). Can we find false negatives on atomic relocatable expressions, too? To answer this question, we analyzed all the error types with atomic relocatable expressions (E1, E3, and E5).

Surprisingly, we found numerous FNs with atomic relocatable expressions in 50.6% of the binaries in our benchmark. For example, there is an instruction "lea ecx, [ebx + L8160@GOTOFF]" taken from the assembly file generated for mkdir of coreutils. This assembly line causes a FN for Ddisasm, because the displacement is a GOT-based offset, and Ddisasm failed to correctly analyze it.

5.4.2 Disassembly Affects Symbolization

Another interesting pattern we found happens due to incorrect disassembly. We found that Ddisasm incorrectly translate the or eax, [rdi+0x18] into a wrong assembly instruction or eax, [rip+L60c570], which causes Ddisasm to symbolize the displacement to produce a false label. Similarly, we also found cases where a reassembler fails to disassemble an instruction i, and if there is another instruction that has a direct reference to i, then the reassembler will fail to symbolize the reference. These problems highlight the importance of precise disassembly for reassembly.

5.4.3 False Positives

Previous research focuses on identifying and symbolizing composite relocatable expressions, but are there any cases where an atomic relocatable expression is falsely regarded as a composite expression, thereby causing a FP? For example, can the base pointer reattribution technique proposed by Ramblr [84] cause any FPs?

We found that such FPs are prevalent in practice: 7.5% of the binaries in our benchmark had such an error. As an example, given the instruction "add rcx, [rip + L32f990@GOTPCREL]" found in gprof of binutils, RetroWrite symbolized the displacement as "L31d840 + 0x11788" misjudging the GOT entry address.

We also found that a symbolization error can be cascaded to lead to another symbolization error. For example, the immediate value in "mov edx, L99b452" is falsely symbolized by Ddisasm as "mov edx, L99b450+2" because there exists an erroneous symbol at 0x99b450 referring to a quad data value. This example signifies the complexity of symbolization errors found in real-world binaries.

5.4.4 Symbolization Affects Disassembly

As discussed in §5.4.2, disassembly errors can cause a symbolization error. Thus, a natural question follows: can a symbolization error causes a disassembly error? We found from the 37 binaries in our benchmark that such cases can also appear. As an instance, 434.zeusmp of SPEC CPU 2006 has an instruction "movsd xmm2, [rax + rsi*8 + L43e140 - 0x22cfg0]" in α_c . This instruction is represented in the binary as "movsd xmm2, [rax + rsi*8 + 0x41b450]". In this case, the displacement refers to the middle of an instruction at 0x41b44c, and this makes Ddisasm to create a false data line at the address, causing the valid instruction at 0x41b44c to be invalidated. This problem highlights the fact that both disassembly and reassembly are tightly coupled with each other.

5.4.5 Varying Data Addresses

We further analyzed the impact of composite relocatable expressions that fall outside the data section ranges. Both Ramblr and Ddisasm tackle this challenge by employing heuristics making a reference to a data section nearby. However, our study reveals that such heuristics are not sufficient.




Figure 10: Error case presenting the importance of recovering composite expressions.

Figure 10 describes an error case that we found from two different binaries compiled with two different linkers. The compiler-generated assembly file (α_c) has a composite relocatable expression argname + $0 \times a \cdot 0$. We can obtain two different binaries by compiling the same assembly file with two different linkers: β^1 from gold and β^2 from ld. Those two binaries, even though they are from the same assembly file, have different layouts, thereby the lea instruction has two different memory operands. When we reassemble those two binaries with Ddisasm, the lea instruction of α_r^2 points to a data section, whereas the lea instruction of α_r^2 refers to a wrong symbol stdout in the .bss section.

This example case shows that heuristically choosing a reference point for symbolizing such composite expressions is insufficient for sound reassembly. One may leave the data sections untouched to avoid this problem, but then it is infeasible to insert data values within the data sections.

6 Discussion and Future Work

Reassembly should be in accord with the development of CFG recovery techniques. Although recent research on x86-64 PIEs shows its potential, our study in §5.2.2 reveals that sound reassembly on x86-64 PIEs also requires precise CFG recovery.

Reassembly should evolve with variable recovery techniques. Recall from §5.2.3, composite relocatable expressions are widely used in real-world binaries, and previous research suggests various heuristics to handle it. However, our study in §5.4.5 shows that those heuristics suffer when the data layout changes. This can be handled by fixing the data

layout as in Egalito [91], but it requires full control over the linker and the code emission processes. To leverage existing compiler tool chains, one needs to recover variables used in composite relocatable expressions. Thus, combining existing variable recovery techniques with reassembly is an interesting direction of future work.

Reassembly should be backed up by precise disassembly methods. Most reassembly work assumes precise disassembly. However, our study reveals that a disassembly error can introduce a symbolization error (§5.4.2), and a symbolization error can cause a disassembly error (§5.4.4). Therefore, both techniques are dependent to each other, and future research should consider this factor.

We need to support IR-based reassembler/recompiler. Currently, REASSESSOR only supports disassembly-based reassemblers, but not IR-based reassemblers such as Egalito. To support such a system, one needs to have a translator from an IR to a disassembly, and it can be promising future work.

7 Related Work

Reassembly is a recent branch of static binary rewriting, which is a technique to modify existing executables while seamlessly injecting instrumentation to them. Due to its unique capability to modify binaries without source code, it has been widely studied for diverse purposes, such as performance optimization [51, 57, 71, 82], binary hardening [18–20, 29, 40, 44, 45, 58–60, 80, 83, 88, 94, 97, 98], and binary code reuse [12, 24, 43, 93]. For a complete review of binary rewriting, we refer to the recent survey [90].

One of the key challenges to static binary rewriting is how to statically identify the cross-references in the target binary and update those references once instrumentation has been added. Since the references in the binary will be shifted relative to the instrumentation injected into the code, all cross-references in the binary will need to be recalculated. The problem, however, is that these references are *not* immediately clear as they are computed at runtime making static binary rewriting generally infeasible. Despite this challenge, static binary rewriting has gained popularity due to the lower overhead it incurs compared to other dynamic instrumentation techniques [6, 11, 48, 53, 54]. There are four ways that this challenge can be approached.

Compiler-assisted Static Rewriters. One method to circumvent the challenge of rewriting binaries is to utilize the assistance of compilers and debugging symbols. For example, ATOM [30], Plto [71], Vulcan [28], Diablo [82], Pebil [46], CCR [44]. and Bolt [57] are in this category. There are several binary hardening [29,39], monitoring [64], profiling [65,78], and optimization [38,77,92] solutions built on top of these

tools. However, none of these tools handles stripped raw binaries.

Patch-based Static Rewriters. Some rewriters tackle the challenge by preserving the layout of the original binary while patching only a part of the overall code. Since the layout is preserved, no changes are needed to fix references. Instead, the target instruction is replaced with a small trampoline which will redirect the flow to the instrumented code. This approach is also referred to as a trampolinebased approach. Detour [35], DynInst [8], Bistro [24], and E9Patch [27] are in this category, and there are many security solutions that leverage this method: code reuse [41], taint tracking [15], hardening [16–18, 59, 81], hot patching [9], monitoring [13, 76], performance profiling [3, 37], software testing [34], fuzzing [14,49,52], and obfuscations [66]. However, these tools do not support fine-grained instrumentation on the instruction level as the size of the target instruction can be smaller than the size of the branch instruction to patch.

Table-based Static Rewriters. Rewriters in this category make a duplicate copy of the target binary and maintain an address translation table mapping the original address to a new address in the copy. The copy is then instrumented to redirect pointers to the new address in the table whenever they are dereferenced by the original program. REINS [89], PSI [96], Multiverse [5], and μ SBS [67] are in this category. Several binary hardening solutions [62, 86, 88, 95] are built on top of these tools. Although this approach does support fine-grained instrumentation, it suffers from a high time and space overhead compared to the patch-based approach due to the additional table look-ups.

Reassembly-based Static Rewriters. Recent research has introduced *reassembly*-based approaches. Reassemblers attempt to resolve the challenge by creating a relocatable representation from a binary. The reassembly is yet established as we discussed in §2.1. In this paper, we use the term to mean a fully static binary translation technique that does not rely on any runtime support, such as table-based translation and virtualization methods.

8 Conclusion

In this paper, we showed with our formal framework and an automated system that reassembly is a challenging problem even for x86-64 PIEs. Particularly, we presented REASSESSOR, the first automated system for detecting reassembly errors. Through REASSESSOR, we analyzed three existing reassemblers to find various reassembly errors with previously unknown patterns, which can be later used to improve the current state-of-the-art.

A Symbolization Error Cases.

This section showcases symbolization errors found by RE-ASSESSOR for each error type. Labels in the assembly instructions are normalized based on the rules described in §3.4.

A.1 E1 False Positive

mov esi, L61122a	(α_c)
53b803: mov rsi, 0x61122a	(β)
mov esi, OFFSET L611228+2	(α_r)

This error case is found with Ddisasm when reassembling x86-64 as-new binary, which was compiled by GCC and ld with -nopie and -00 options. Ddisasm misidentified the atomic label L61122a as a composite relocatable expression.

A.2 E1 False Negative

cmp rbx,	L759ab0							(α_c)
0x41d50:	cmp rbx,	0x759ab0	;	0x759ab0	is	in	.bss	(β)
cmp rbx,	0x759ab0							(α_r)

This error case is found with Ddisasm when reassembling x86-64 400.perlbench binary, which was compiled by GCC and ld with -nopie and -03 options. Ddisasm failed to identify the absolute address 0x759ab0 as a symbolization target even though the address falls into the .bss section.

A.3 E2 False Positive

mov eax, DWORD PTR [0x24+L8056300]	(α_c)
804cdf3: mov eax, DWORD PTR [0x8056324]	(β)
mov eax, DWORD PTR [L8056324]	(α_r)

This error case is found with Ramblr when reassembling x86 pinky binary, which was compiled by GCC and gold with -nopie and -Ofast options. Ramblr failed to identify the composite relocatable expression 0x24+L8056300 and created a false relocation expression L8056324.

A.4 E2 False Negative

movabs rax, L9f7520+0xffffffff	(α_c)	
0x4971c7: movabs rax, 0x1009f751f	(β)	
movabs rax, 0x1009f751f	(α_r)	

This error case is found with Ddisasm when reassembling x86-64 403.gcc binary, which was compiled by GCC and ld with -nopie and -01 options. Ddisasm failed to identify the relocatable expression L9f7520+0xfffffffff and classified 0x1009f751f as an immediate since the value points outside the .bss section.

A.5 E3 False Positive

lea rcx, QWORD PTR [rip+Lbc60]	(α_c)
23c2: lea rcx, QWORD PTR [rip+0x9897] ; 0xbc60	(β)
lea rcx, QWORD PTR [rip+0x3e60+L7e00]	(α_r)

Thie error case is found with RetroWrite when reassembling x86-64 mktemp binary, which was compiled by GCC and gold with -pie and -00 options. RetroWrite failed to identify the relocatable expression Lbc60 and created a false relocatable expression because it was not able to create a symbol at 0xbc60.

A.6 E3 False Negative

lea rsi, QWORD PTR [rip+5]	(α_r)
a6daa: lea rsi, QWORD PTR [rip+5] ; 0xa6db6	(β)
<pre>lea rsi, QWORD PTR [rip+La6db6]</pre>	(α_c)

This error case is found with RetroWrite when reassembling x86 size binary, which was compiled by Clang and gold with -pie and -Os options. RetroWrite failed to identify the relative address <code>0xa6db6</code> as a symbolization target.

A.7 E4 False Positive

lea r14, [rip-0x22cf8+L35140]	(α_c)
0xcd4b: lea r14, [rip+0x56f6] ; 0x12448 in .	text (β)
lea r14, [rip+L12448]	(α_r)

This error case is found with Ddisasm when reassembling x86-64 434.zeusmp binary, which was compiled by GCC and gold with -pie and -Os options. Ddisasm failed to identify the relocatable expression -0x22cf8+L35140 and created a false label on the unrelated code area.

A.8 E4 False Negative

lea rdi, [rip-0x1f30+L1ac620]	(α_c)
2b88b: lea rdi, [rip+0x17ee5e] ; 0x1aa6f0	(β)
lea rdi, [rip+0]	(α_r)

This error case is found with Ddisasm when reassembling x86-64 454.calculix binary, which was compiled by GCC and gold with -pie and -O2 options. Ddisasm failed to identify the relocatable expression -7984+Llac620 because it was not able to create a symbol at 0x1aa6f0.

A.9 E5 False Positive

mov eax, DWORD	PTR [ebx+L1dfe4@GOT]	(α_c)
aa50: mov eax,	DWORD PTR [ebx-0x1c]	(β)
mov eax, DWORD	PTR [ebx+0@GOT]	(α_r)

This error case is found with Ddisasm when reassembling x86 touch binary, which was compiled by GCC and ld

with -pie and -03 options. Ddisasm failed to identify the relocatable expression Lldfe4 because it was not able to create a symbol at 0xldfe4.

A.10 E5 False Negative

<pre>lea eax, [ebx+L194bc@GOTOFF]</pre>						(α_c)	
0x120ce:	lea	eax,	[ebx-0x8b44]	;ebx	holds	.got	$addr.(\beta)$
lea eax,	[eb:	x-0x81	044]				(α_r)

This error case is found with Ddisasm when reassembling x86 ls binary, which was compiled by GCC and ld with -pie and -O1 options. Ddisasm failed to identify the relocatable expression -0x8b44 as a symbolization target because it was not able to realize that the ebx register holds the GOT address, 0x22000. Hence, ebx-0x8b44 refers to the address 0x194bc (L194bc), which falls into the .rodata section.

A.11 E6 False Positive

push	DWORD PTR [ebx+0x2c+L1e2e0@GOTOFF]	(α_c)
c63d:	<pre>push DWORD PTR [ebx+0x30c] ; 0x1e30c</pre>	(β)
push I	DWORD PTR [ebx+L1e30c@GOTOFF]	(α_r)

This error case is found with Ddisasm when reassembling x86 touch binary, which was compiled by GCC and ld with -pie and -03 options. Ddisasm failed to identify the relocatable expression 44+L1e2e0@GOTOFF and created an atomic label L1e30c@GOTOFF.

A.12 E6 False Negative

lea eax, DWORD PTR [ebx+4+L171e0@GOTOFF]	(α_c)
1c7c: lea eax, DWORD PTR [ebx+0x1e4] ;0x171e4	(β)
lea eax, DWORD PTR [ebx+0x1e4]	(α_r)

This error is found with Ddisasm when reassembling x86 stty binary, which was compiled by GCC and ld with -pie and -O3 options. Ddisasm failed to identify the relocatable expression 4+L171e0@GOTOFF because it was not able to create a symbol at 0x171e4.

A.13 E7 False Positive

.long 0xfffffe50 ; -0x1b0	(α_c)
0x8c4: 50 fe ff ff	(β)
L84c: .long L69c-L84c	(α_r)

This error case is found with RetroWrite when reassembling x86-64 toy program in Figure 7a, which was compiled by Clang and ld with -pie and -00 options. RetroWrite misclassifies the immediate 0xffffffe50 as a relocatable expression.

A.14 E7 False Negative

L5b40c: .long L251df-L5b40c .long L26b94-L5b40c	(α_c)
0x5b40c: d3 9d fc ff 0x5b410: 88 b7 fc ff	(β)
L5b40c: .long L251df-L5b40c L5b410: .bvte 0x88	(α_r)

This error case is found with RetroWrite when reassembling x86-64 readelf binary, which was compiled by Clang and ld with -pie and -01 options. RetroWrite failed to identify the relocatable expressions located at 0x5b410.

A.15 E8 False Positive

sub eax, 0x500000	(α_c)
0x49e94d: sub eax, 0x500000	(β)
sub eax, L500000	(α_r)

This error case is found with Ddisasm when reassembling x86 addr21ine binary, which was compiled by Clang and ld with -no-pie and -00 options. Ddisasm falsely symbolized the immediate 0x500000 since the value falls into an executable code section, which contains a valid instruction.

References

- [1] Anil Altinay, Joseph Nash, Taddeus Kroes, Prabhu Rajasekaran, Dixin Zhou, Adrian Dabrowski, David Gens, Yeoul Na, Stijn Volckaert, and Cristiano Giuffrida. BinRec: Dynamic binary lifting and recompilation. In *Proceedings of the ACM European Conference on Computer Systems*, pages 1–16, 2020.
- [2] Dennis Andriesse, Xi Chen, Victor van der Veen, Asia Slowinska, and Herbert Bos. An in-depth analysis of disassembly on full-scale x86/x64 binaries. In *Proceedings of the USENIX Security Symposium*, pages 583–600, 2016.
- [3] Mahwish Arif, Ruoyu Zhou, Hsi-Ming Ho, and Timothy M. Jones. Cinnamon: A domain-specific language for binary profiling and monitoring. In *IEEE/ACM International Symposium on Code Generation* and Optimization, pages 103–114, 2021.
- [4] Gogul Balakrishnan and Thomas Reps. Analyzing memory accesses in x86 executables. In *Proceedings of the International Conference on Compiler Construction*, pages 5–23, 2004.
- [5] Erick Bauman, Zhiqiang Lin, and Kevin Hamlen. Superset disassembly: Statically rewriting x86 binaries without heuristics. In *Proceedings of the Network and Distributed System Security Symposium*, 2018.
- [6] Fabrice Bellard. QEMU, a fast and portable dynamic translator. In Proceedings of the USENIX Annual Technical Conference, pages 41–46, 2005.
- [7] Eli Bendersky. pyelftools. https://github.com/eliben/ pyelftools, 2011.
- [8] Andrew R Bernat and Barton P Miller. Anywhere, any-time binary instrumentation. In *Proceedings of ACM SIGPLAN-SIGSOFT Workshop* on *Program Analysis for Software Tools*, pages 9–16, 2011.
- [9] Andrew R. Bernat and Barton P. Miller. Structured binary editing with a cfg transformation algebra. In Working Conference on Reverse Engineering, pages 9–18, 2012.

- [10] Guillaume Bonfante, Jose Fernandez, Jean-Yves Marion, Benjamin Rouxel, Fabrice Sabatier, and Aurélien Thierry. CoDisasm: Medium scale concatic disassembly of self-modifying binaries with overlapping instructions. In *Proceedings of the ACM Conference on Computer and Communications Security*, pages 745–756, 2015.
- [11] Derek Bruening, Timothy Garnett, and Saman Amarasinghe. An infrastructure for adaptive dynamic optimization. In *Proceedings of the International Symposium on Code Generation and Optimization*, pages 265–275, 2003.
- [12] Juan Caballero, Noah M Johnson, Stephen McCamant, and Dawn Song. Binary code extraction and interface identification for security applications. In *Proceedings of the Network and Distributed System Security* Symposium, 2010.
- [13] Wu chang Feng, Ed Kaiser, and Travis Schluessler. Stealth measurements for cheat detection in on-line games. In Proceedings of the ACM SIGCOMM Workshop on Network and System Support for Games, pages 15–20, 2008.
- [14] Hongxu Chen, Yuekang Li, Bihuan Chen, Yinxing Xue, and Yang Liu. Fot: a versatile, configurable, extensible fuzzing framework. In Proceedings of the International Symposium on Foundations of Software Engineering, pages 867–870, 2018.
- [15] Sanchuan Chen, Zhiqiang Lin, and Yinqian Zhang. Selective Taint: Efficient data flow tracking with static binary rewriting. In *Proceedings* of the USENIX Security Symposium, pages 1665–1682, 2021.
- [16] Ting Chen, Yang Xu, and Xiaosong Zhang. A program manipulation middleware and its applications on system security. In *International Conference on Security and Privacy in Communication Systems*, pages 606–626, 2018.
- [17] Xi Chen, Herbert Bos, and Cristiano Giuffrida. Codearmor: Virtualizing the code space to counter disclosure attacks. In *Proceedings of the IEEE European Symposium on Security and Privacy*, pages 514–529, 2017
- [18] Xi Chen, Asia Slowinska, Dennis Andriesse, Herbert Bos, and Cristiano Giuffrida. Stackarmor: Comprehensive protection from stack-based memory error vulnerabilities for binaries. In *Proceedings of the Net*work and Distributed System Security Symposium, 2015.
- [19] Yaohui Chen, Dongli Zhang, Ruowen Wang, Rui Qiao, Ahmed M Azab, Long Lu, Hayawardh Vijayakumar, and Wenbo Shen. NORAX: Enabling execute-only memory for COTS binaries on aarch64. In Proceedings of the IEEE Symposium on Security and Privacy, pages 304–319, 2017.
- [20] Yue Chen, Zhi Wang, David Whalley, and Long Lu. Remix: On-demand live randomization. In *Proceedings of the ACM Conference on Data* and Application Security and Privacy, pages 50–61, 2016.
- [21] Anton. Chernoff, Mark Herdeg, Ray Hookway, Chris Reeve, Norman Rubin, Tony Tye, S. Bharadwaj Yadavalli, and John Yates. FX!32 a profile-directed binary translator. *IEEE Micro*, 18(2):56–64, 1998.
- [22] Christina Cifuentes and Vishv Malhotra. Binary translation: Static, dynamic, retargetable? In *Proceedings of International Conference on Software Maintenance*, pages 340–349, 1996.
- [23] Cristina Cifuentes and Mike Van Emmerik. UQBT: Adaptable binary translation at low cost. *Computer*, 33(3):60–66, 2000.
- [24] Zhui Deng, Xiangyu Zhang, and Dongyan Xu. BISTRO: Binary component extraction and embedding for software security applications. In *Proceedings of the European Symposium on Research in Computer Security*, pages 200–218, 2013.
- [25] Artem Dinaburg and Andrew Ruef. McSema: Static translation of x86 instructions to LLVM. In Proceedings of the Reverse Engineering and Security Conference, 2014.
- [26] S Dinesh, N Burow, D Xu, and M Payer. Retrowrite: Statically instrumenting COTS binaries for fuzzing and sanitization. In *Proceedings of the IEEE Symposium on Security and Privacy*, pages 128–142, 2020.

- [27] Gregory J Duck, Xiang Gao, and Abhik Roychoudhury. Binary rewriting without control flow recovery. In *Proceedings of the ACM Conference on Programming Language Design and Implementation*, pages 151–163, 2020.
- [28] Andrew Edwards, Amitabh Srivastava, and Hoi Vo. Vulcan: Binary transformation in a distributed environment. Technical Report MSR-TR-2001-50, Microsoft Research, 2001.
- [29] Ulfar Erlingsson, Martin Abadi, Michael Vrable, Mihai Budiu, and George C Necula. XFI: Software guards for system address spaces. In Proceedings of the USENIX Symposium on Operating System Design and Implementation, pages 75–88, 2006.
- [30] Alan Eustace and Amitabh Srivastava. ATOM: A flexible interface for building high performance program analysis tools. In *Proceedings of* the USENIX Technical Conference, pages 303–314, 1995.
- [31] Rémi Flament. LoggedFs: Filesystem monitoring with fuse. https://github.com/rflament/loggedfs, 2016.
- [32] Antonio Flores-Montoya and Eric Schulte. Datalog disassembly. In Proceedings of the USENIX Security Symposium, pages 1075–1092, 2020
- [33] William H Hawkins, Jason D Hiser, Michele Co, Anh Nguyen-Tuong, and Jack W Davidson. Zipr: Efficient static binary rewriting for security. In Proceedings of the International Conference on Dependable Systems Networks, pages 559–566, 2017.
- [34] Yao-Wen Huang, Shih-Kun Huang, Tsung-Po Lin, and Chung-Hung Tsai. Web application security assessment by fault injection and behavior monitoring. In *Proceedings of the international conference on World Wide Web*, pages 148–159, 2003.
- [35] Galen Hunt and Doug Brubacher. Detours: Binary interception of win32 functions. In Proceedings of the Conference on USENIX Windows NT Symposium, 1999.
- [36] Intel Corporation. Intel[®] 64 and ia-32 architectures software developer's manual. https://software.intel.com/en-us/articles/intel-sdm.
- [37] Rebecca Isaacs and Paul Barham. Performance analysis in looselycoupled distributed systems. In CaberNet Radicals Workshop, 2002.
- [38] Timothy M. Jones, Sandro Bartolini, Jonas Maebe, and Dominique Chanet. Link-time optimization for power efficiency in a tagless instruction cache. In *International Symposium on Code Generation and Optimization*, pages 32–41, 2011.
- [39] Ronald De Keulenaer, Jonas Maebe, Koen De Bosschere, and Bjorn De Sutter. Link-time smart card code hardening. *International Journal of Information Security*, 15(2):111–130, 2016.
- [40] Chongkyung Kil, Jinsuk Jun, Christopher Bookholt, Jun Xu, and Peng Ning. Address space layout permutation (ASLP): Towards fine-grained randomization of commodity software. In *Proceedings of the Annual Computer Security Applications Conference*, pages 339–348, 2006.
- [41] Dohyeong Kim, William N. Sumner, Xiangyu Zhang, Dongyan Xu, and Hira Agrawal. Reuse-oriented reverse engineering of functional components from x86 binaries. In *Proceedings of the International Conference on Software Engineering*, pages 1128–1139, 2014.
- [42] Soomin Kim, Markus Faerevaag, Minkyu Jung, Seungil Jung, Dong Yeop Oh, Jong Hyup Lee, and Sang Kil Cha. Testing intermediate representations for binary analysis. In *Proceedings of the International Conference on Automated Software Engineering*, pages 353–364, 2017.
- [43] Clemens Kolbitsch, Thorsten Holz, Christopher Kruegel, and Engin Kirda. Inspector gadget: Automated extraction of proprietary gadgets from malware binaries. In *Proceedings of the IEEE Symposium on Security and Privacy*, pages 29–44, 2010.
- [44] Hyungjoon Koo, Yaohui Chen, Long Lu, Vasileios P Kemerlis, and Michalis Polychronakis. Compiler-assisted code randomization. In Proceedings of the ACM Conference on Computer and Communications Security, pages 461–477, 2018.

- [45] Hyungjoon Koo and Michalis Polychronakis. Juggling the gadgets: Binary-level code randomization using instruction displacement. In Proceedings of the ACM Symposium on Information, Computer and Communications Security, pages 23–34, 2016.
- [46] Michael Laurenzano, Mustafa M Tikir, Laura Carrington, and Allan Snavely. PEBIL: Efficient static binary instrumentation for linux. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems & Software, pages 175–183, 2010.
- [47] JongHyup Lee, Thanassis Avgerinos, and David Brumley. TIE: Principled reverse engineering of types in binary programs. In *Proceedings of the Network and Distributed System Security Symposium*, pages 251–268, 2011.
- [48] Chi-Keung Luk, Robert Cohn, Robert Muth, Harish Patil, Artur Klauser, Geoff Lowney, Steven Wallace, Vijay Janapa Reddi, and Kim Hazelwood. Pin: Building customized program analysis tools with dynamic instrumentation. In Proceedings of the ACM Conference on Programming Language Design and Implementation, pages 190–200, 2005.
- [49] Valentin J. M. Manès, HyungSeok Han, Choongwoo Han, Sang Kil Cha, Manuel Egele, Edward J. Schwartz, and Maverick Woo. The art, science, and engineering of fuzzing: A survey. *IEEE Transactions on Software Engineering*, 2019.
- [50] Cathy May. Mimic: A fast system/370 simulator. ACM SIGPLAN Notices, 22(7):1–13, 1987.
- [51] Robert Muth, Saumya K Debray, Scott Watterson, and Koen De Bosschere. Alto: A link–time optimizer for the compaq alpha. *Software:* Practice and Experience, 31(1):67–101, 2001.
- [52] Stefan Nagy and Matthew Hicks. Full-speed fuzzing: Reducing fuzzing overhead through coverage-guided tracing. In *Proceedings of the IEEE Symposium on Security and Privacy*, pages 787–802, 2019.
- [53] Susanta Nanda, Wei Li, Lap-Chung Lam, and Tzi-cker Chiueh. BIRD: Binary interpretation using runtime disassembly. In *Proceedings of the International Symposium on Code Generation and Optimization*, pages 358–370, 2006.
- [54] Nicholas Nethercote and Julian Seward. Valgrind: a framework for heavyweight dynamic binary instrumentation. In *Proceedings of the* ACM Conference on Programming Language Design and Implementation, pages 89–100, 2007.
- [55] Aleksandar Nikolic and Marc Heuse. aff-dyninst. https://github.com/talos-vulndev/aff-dyninst, 2016.
- [56] Pádraig O'sullivan, Kapil Anand, Aparna Kotha, Matthew Smithson, Rajeev Barua, and Angelos D Keromytis. Retrofitting security in COTS software with binary rewriting. In *Proceedings of IFIP TC 11* International Information Security Conference, pages 154–172, 2011.
- [57] Maksim Panchenko, Rafael Auler, Bill Nell, and Guilherme Ottoni. Bolt: A practical binary optimizer for data centers and beyond. In Proceedings of the International Symposium on Code Generation and Optimization, pages 2–14, 2019.
- [58] Vasilis Pappas, Michalis Polychronakis, and Angelos D. Keromytis. Smashing the gadgets: Hindering return-oriented programming using in-place code randomization. In *Proceedings of the IEEE Symposium* on Security and Privacy, pages 601–615, 2012.
- [59] Manish Prasad and Tzi-cker Chiueh. A binary rewriting defense against stack based buffer overflow attacks. In *Proceedings of the USENIX* Annual Technical Conference, pages 211–224, 2005.
- [60] Soumyakant Priyadarshan, Huan Nguyen, and R. Sekar. Practical fine-grained binary code randomization. In *Proceedings of the Annual Computer Security Applications Conference*, pages 401–414, 2020.
- [61] Chenxiong Qian, Hong Hu, Mansour Alharthi, Pak Ho Chung, Taesoo Kim, and Wenke Lee. RAZOR: A framework for post-deployment software debloating. In *Proceedings of the USENIX Security Symposium*, pages 1733–1750, 2019.

- [62] Rui Qiao, Mingwei Zhang, and R. Sekar. A principled approach for rop defense. In *Proceedings of the Annual Computer Security Applications* Conference, pages 101–110, 2015.
- [63] Nguyen Anh Quynh. Capstone engine. https://github.com/ aquynh/capstone, 2013.
- [64] Mohan Rajagopalan, Matti A. Hiltunen, Trevor Jim, and Richard D. Schlichting. System call monitoring using authenticated system calls. IEEE Transactions on Dependable and Secure Computing, 3(3):216–229, 2006.
- [65] Mohan Rajagopalan, Somu Perianayagam, HaiFeng He, Gregory Andrews, and Saumya Debray. Binary rewriting of an operating system kernel. In *Proceedings of the ACM ICPS Workshop on Binary Instrumentation and Applications*, 2006.
- [66] Kevin A. Roundy and Barton P. Miller. Binary-code obfuscations in prevalent packer tools. ACM Computing Surveys, 46(1):1–32, 2013.
- [67] Majid Salehi, Danny Hughes, and Bruno Crispo. µSBS: Static binary sanitization of bare-metal embedded devices for fault observability. In Proceedings of the International Conference on Research in Attacks, Intrusions, and Defenses, pages 381–395, 2020.
- [68] Eric Schulte, Jonathan DiLorenzo, Westley Weimer, and Stephanie Forrest. Automated repair of binary and assembly programs for cooperating embedded devices. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, pages 317–328, 2013.
- [69] Edward J. Schwartz, JongHyup Lee, Maverick Woo, and David Brumley. Native x86 decompilation using semantics-preserving structural analysis and iterative control-flow structuring. In *Proceedings of the USENIX Security Symposium*, pages 353–368, 2013.
- [70] Benjamin Schwarz, Saumya Debray, and Gregory Andrews. Disassembly of executable code revisited. In *Proceedings of the Working Conference on Reverse Engineering*, pages 45–54, 2002.
- [71] Benjamin Schwarz, Saumya Debray, Gregory Andrews, and Matthew Legendre. Plto: A link-time optimizer for the Intel IA-32 architecture. In Proceedings of the Workshop on Binary Translation, 2001.
- [72] Kevin Scott, Naveen Kumar, Sivakumar Velusamy, Bruce Childers, Jack W. Davidson, and Mary Lou Soffa. Retargetable and reconfigurable software dynamic translation. In *Proceedings of the Interna*tional Symposium on Code Generation and Optimization, pages 36–47, 2003.
- [73] Bor-Yeh Shen, Jiunn-Yeu Chen, Wei-Chung Hsu, and Wuu Yang. LLBT: an LLVM-based static binary translator. In *Proceedings of International Conference on Compilers*, pages 51–60, 2012.
- [74] Richard L. Sites, Anton Chernoff, Matthew B. Kirk, Maurice P. Marks, and Scott G. Robinson. Binary translation. *Communications of the* ACM, 36(2):69–81, 1993.
- [75] Matthew Smithson, Khaled ElWazeer, Kapil Anand, Aparna Kotha, and Rajeev Barua. Static binary rewriting without supplemental information: Overcoming the tradeoff between coverage and correctness. In Proceedings of the Working Conference on Reverse Engineering, pages 52–61, 2013.
- [76] Elizabeth Stinson and John C. Mitchell. Web application security assessment by fault injection and behavior monitoring. In *Proceedings* of the international conference on Detection of Intrusions and Malware, and Vulnerability Assessment, pages 89–108, 2007.
- [77] Bjorn De Sutter, Ludo Van Put, Dominique Chanet, Bruno De Bus, and Koen De Bosschere. Link-time compaction and optimization of arm executables. ACM Transactions on Embedded Computing Systems, 6(1):1–43, 2007.
- [78] Ananta Tiwari, Martin Schulz, and Laura Carrington. Predicting optimal power allocation for cpu and dram domains. In *Proceedings of IEEE International Parallel and Distributed Processing Symposium Workshop*, pages 951–959, 2015.

- [79] David Ung and Cristina Cifuentes. Machine-adaptable dynamic binary translation. In Proceedings of the ACM SIGPLAN Workshop on Dynamic and Adaptive Compilation and Optimization, pages 41–51, 2000
- [80] Anjo Vahldiek-Oberwagner, Eslam Elnikety, Nuno O Duarte, Michael Sammler, Peter Druschel, and Deepak Garg. ERIM: Secure, efficient in-process isolation with protection keys (MPK). In *Proceedings of the* USENIX Security Symposium, pages 1221–1238, 2019.
- [81] Victor van der Veen, Enes Goktas, Moritz Contag, Andre Pawlowski, Xi Chen, Sanjay Rawat, Herbert Bos, Thorsten Holz, Elias Athanasopoulos, and Cristiano Giuffrida. A tough call: Mitigating advanced code-reuse attacks at the binary level. In *Proceedings of the IEEE* Symposium on Security and Privacy, pages 934–953, 2016.
- [82] Ludo Van Put, Dominique Chanet, Bruno De Bus, Bjorn De Sutter, and Koen De Bosschere. Diablo: A reliable, retargetable and extensible linktime rewriting framework. In *Proceedings of the IEEE International* Symposium on Signal Processing and Information Technology, pages 7–12, 2005.
- [83] Minghua Wang, Heng Yin, Abhishek Vasisht Bhaskar, Purui Su, and Dengguo Feng. Binary code continent: Finer-grained control flow integrity for stripped binaries. In *Proceedings of the Annual Computer Security Applications Conference*, pages 331–340, 2015.
- [84] Ruoyu Wang, Yan Shoshitaishvili, Antonio Bianchi, Aravind Machiry, John Grosen, Paul Grosen, Christopher Kruegel, and Giovanni Vigna. Ramblr: Making reassembly great again. In Proceedings of the Network and Distributed System Security Symposium, 2017.
- [85] Shuai Wang, Pei Wang, and Dinghao Wu. Reassembleable disassembling. In *Proceedings of the USENIX Security Symposium*, pages 627–642, 2015.
- [86] Wenhao Wang, Xiaoyang Xu, and Kevin W. Hamlen. Object flow integrity. In Proceedings of the ACM SIGSAC Conference on Computer and Communications Security, pages 1909–1924, 2017.
- [87] Wenwen Wang, Pen-Chung Yew, Antonia Zhai, and Stephen McCamant. A general persistent code caching framework for dynamic binary translation (dbt). In *Proceedings of the USENIX Annual Technical Conference*, pages 591–603, 2016.
- [88] Richard Wartell, Vishwath Mohan, Kevin W Hamlen, and Zhiqiang Lin. Binary stirring: Self-randomizing instruction addresses of legacy x86 binary code. In *Proceedings of the ACM Conference on Computer* and Communications Security, pages 157–168, 2012.
- [89] Richard Wartell, Vishwath Mohan, Kevin W Hamlen, and Zhiqiang Lin. Securing untrusted code via compiler-agnostic binary rewriting. In Proceedings of the Annual Computer Security Applications Conference, pages 299–308, 2012.
- [90] Matthias Wenzl, Georg Merzdovnik, Johanna Ullrich, and Edgar Weippl. From hack to elaborate technique—a survey on binary rewriting. ACM Computing Surveys, 52(3):1–37, 2019.
- [91] David Williams-King, Hidenori Kobayashi, Kent Williams-King, Graham Patterson, Frank Spano, Yu Jian Wu, Junfeng Yang, and Vasileios P. Kemerlis. Egalito: Layout-agnostic binary recompilation. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, pages 133–147, 2020.
- [92] Linda S. Wilson, Craig A. Neth, and Michael J. Rickabaugh. Delivering binary object modification tools for program analysis and optimization. *Digital Technical Journal*, 8(1):18–31, 1996.
- [93] Junyuan Zeng, Yangchun Fu, Kenneth A Miller, Zhiqiang Lin, Xiangyu Zhang, and Dongyan Xu. Obfuscation resilient binary code reuse through trace-oriented programming. In *Proceedings of the ACM Conference on Computer and Communications Security*, pages 487–498, 2013.
- [94] Chao Zhang, Tao Wei, Zhaofeng Chen, Lei Duan, László Szekeres, Stephen McCamant, Dawn Song, and Wei Zou. Practical control flow integrity and randomization for binary executables. In *Proceedings of the IEEE Symposium on Security and Privacy*, pages 559–573, 2013.

- [95] Mingwei Zhang, Michalis Polychronakis, and R. Sekar. Protecting cots binaries from disclosure-guided code reuse attacks. In *Proceedings* of the Annual Computer Security Applications Conference, pages 128– 140, 2017.
- [96] Mingwei Zhang, Rui Qiao, Niranjan Hasabnis, and R. Sekar. A platform for secure static binary instrumentation. In *Proceedings of the International Conference on Virtual Execution Environments*, pages 129–140, 2014.
- [97] Mingwei Zhang, Ravi Sahita, and Daiping Liu. executable-only-memory-switch (xom-switch): Hiding your code from advanced code reuse attacks in one shot. In *Proceedings of the Black Hat USA*, 2018.
- [98] Mingwei Zhang and R. Sekar. Control flow integrity for COTS binaries. In *Proceedings of the USENIX Security Symposium*, pages 337–352, 2013.
- [99] Cindy Zheng and Carol Thompson. PA-RISC to IA-64: Transparent execution, no recompilation. *Computer*, 33(3):47–52, 2000.