1. Coding Environment:

Operating System: Ubuntu 14.04 Simulation Tool: Icarus Verilog

Wave Viewer: GTKWave

2. Module Implementation:

```
(1)CPU.v
wires:
     pc o:
           Output:
                 PC.pc o
           Input:
                 Add_PC.data1_in,
                 Instruction_Memory.addr_i
     instr_o:
           Output:
                 Instruction_Memory.instr_o
           Input:
                 [31:26] to Control.Op_i,
                 [25:21] to Registers.RSaddr_i,
                 [20:16] to Registers.RTaddr_i and
                            MUX_RegDst.data1_i,
                 [15:11] to MUX_RegDst.data2_i,
                 [15:0] to Sign_Extend.data_i,
                 [5:0] to ALU_Control.funct_i
```

The rest of inputs and outputs are connected in the way of OOP. (2)Control.v

(3)ALU Control.v

```
always @ (*)
begin
        if (ALUOp_i == 2'b00)
        begin
                if (funct_i == 6
                         ALUCtrl_o =
                else if (funct_i ==
                         ALUCtrl_o =
                else if (funct_i ==
                         ALUCtrl o =
                else if (funct_i ==
                         ALUCtrl_o =
                else if (funct_i ==
                         ALUCtrl_o =
                else
                         ALUCtrl_o = 3'b000
        end
        else if (ALUOp_i == 2'bo
                ALUCtrl_o = `ADD;
        else
                ALUCtrl_o = 3'b000;
end
```

(4)MUX5.v and (5)MUX32.v

```
assign data_o = (select_i == 0)? data1_i: data2_i;
```

(6)Sign_Extend.v

```
assign data_o = {{16{data_i[15]}},data_i[15:0]};
```

(7)ALU.v

(8)Adder.v

```
assign data_o = data1_in + data2_in;
```

3. Reference:

[1]https://www.csee.umbc.edu/portal/help/VHDL/verilog/types.html [2]https://inst.eecs.berkeley.edu/~cs150/Documents/Nets.pdf [3]https://class.ee.washington.edu/371/peckol/doc/Always@.pdf