

## University of New Mexico

Department of Electrical and Computer Engineering

## ECE 321 - Electronics I (Fall 2011)

Exam 2

Name: Date: Nov. 16, 2011

Note: Only calculator, pencils, and pens are allowed.

(10 points) True or false: 10

AVG = AtTav

(a) Higher noise margin is always desirable. (


(b) To decrease t<sub>pHL</sub>, the NMOS threshold voltage must be increases. ( )


(c) When the input of a CMOS inverter is high, the leakage current will be determined by I<sub>OFF</sub> of PMOS. (Erue) Pmos and

(d) In a CMOS inverter, the faster input rise time results in higher short-circuit power. (Jalse)

(e) The propagation delay in a simple RC network is 0.69 times of its time-

(15 points) Given the delay of a standard fanout-4 delay is 50ps (i.e. 1x inverter driving a 4x inverter), determine the delay in each of the following cases:






(10 points) Calculate the short circuit current, I<sub>DDMax</sub>, in the CMOS inverter of problem 3. Again, include the channel length modulation effect into your calculation.

Isc = Ids @ Vm Vm = Ydd

Idsp = Idsn = Kn' 2 (vad - Vin) (1+ in vad) = 1.08 ×10 1 = 54 mA)

(10 points) The output of the CMOS inverter in problem 3 is connected to a novel Carbon Nanotube-based logic gate with V<sub>IL</sub>=0.3V, and V<sub>IH</sub>=0.8V. Sketch the noise margin rectangles and determine the low and high noise margin.



MMH = VOH-VIH = ON

NML=4-4-4-313

6. (15 points) The output of the CMOS inverter in problem 3 is connected to a 100fF load capacitor. Use the average current technique to find high-to-low propagation delay, t<sub>pHL</sub>. Include the channel length modulation effect only in saturation region, not in linear region.

The state of the

2 Kn = ((vgs-U+1)2(1+1, 1/4s) + (vgs-Ven) Vds - Vds 2)

 $\frac{Ephl = 100 f(0.6)}{120 \mu(10) [(1.2 - 6.3)^{2} (1+0.01 (1.2) + (vad - 6.3)(vad/2) - \frac{vad^{2}}{8}]}$ 

 $= \frac{10000(0.6)}{7.02610^{-4}} = 8.47 \times 10^{-11} = 84.8 \text{ ps}$ 

7. (10 points) Determine the dynamic power consumption in the CMOS inverter of problem 6, if a square wave pulse running at 1GHz frequency is applied to its input.

P = CLUDDE = 1000 (1.2)2 (1G) = 1,44×10-4 = [144,00]

8. (10 points) Calculate the equivalent output resistance, R<sub>OHL</sub>, of the inverter in problem 3 for the high-to-low transition. Use the results that you found in problem 6.

At = LAU of Egyl => tohl = P= 184852]

9. (10 points) The CMOS inverter of problem 3 is connected to an interconnect network shown below. Use the R<sub>oHL</sub> found in problem 8 to find the high-to-low propagation delay, t<sub>PHL</sub>.

