

Microprocessors Test 1

100 Points MAX

21 Points

1. **Number Representation:** In the MIPS processor, we can represent numbers in either signed or unsigned format. Assuming that our word size is **7 bits**, fill the blanks in the table below using **both** binary values **and** their decimal equivalent.

$w = 7$

Number	Unsigned	Signed
Maximum value which can be represented	127 = 111 1111 ✓	63 = 0011 1111 ✓
Minimum value which can be represented.	0 = 0000 0000 ✓	-64 = 1100 0000 ✓
17	17 = 0001 0001 ✓	17 = 0001 0001 ✓
-5	N/A	-5 = 1111 0011 ✓

15

UNSIGNED: MAX $\rightarrow 2^w - 1 \Rightarrow 2^7 - 1 = 128 - 1 = 127$
MIN $\rightarrow 0$

SIGNED: MAX $\rightarrow 2^{w-1} - 1 \Rightarrow 2^6 - 1 = 64 - 1 = 63$
MIN $\rightarrow -2^{w-1} \Rightarrow -2^6 = -64$

$$\begin{array}{r} 1111\ 1010 \\ 1111\ 1011 \\ \hline 1 \end{array}$$

Take 1's Comp
First then add!

$$\begin{array}{r} 32 \\ 16 \\ 48 \\ 12 \\ \hline 60 \end{array}$$

$$\begin{array}{cccc} 7 & 6 & 5 & 4 \\ 0 & 0 & 0 & 0 \\ 3 & 2 & 1 & 0 \\ 0 & 0 & 0 & 0 \end{array}$$

-5 \Rightarrow

$$\begin{array}{r} 0000\ 0101 \\ 0001 \\ \hline 0000\ 1100 \end{array}$$

FLIP BITS
4 Points

2. Given the following binary value, 101101010, what is the equivalent hexadecimal value?

1 6 A

___ 0xB50

☒ 0x16A

___ 0x552

___ 0x362

0x16A

4

CISC
Few GPR
Many Addr.
one - many

RISC
Many GPR
Few Addr.
fixed.

6 Points

3. Given a processor which is a RISC processor, select the characteristics below which apply:

☐ Few general-purpose registers — CISC.
☒ Few addressing modes ✓
☒ Many general-purpose registers ✓
☒ Fixed length instructions ✓
☐ Instructions require one to many clock cycles to execute CISC.

6

4. In the MIPS processor that is part of the PIC32 microcontroller, what is the length of each instruction?

4 Points

☐ 8 bits
☐ 16 bits
☒ 32 bits ✓
☐ 64 bits

4

5. In the MIPS processor, how many bits are used to represent a byte and how many are used to represent a half-word?

4 Points

8 bits \Rightarrow 1 Byte. ✓
16 bits \Rightarrow Half-Word \Rightarrow 2 Bytes.

4

6. What are the three basic operations in processing an instruction in a stored program computer?

6 Points

Fetch, Decode & Execute

6

7. In the PIC microcontroller, we use SFRs. What are SFRs used for and how do they differ from general purpose registers?

10 Points

SFR's communicate & configure peripherals. ✓ 10

GPR's store data & addresses.

8. The MIPS processor has a load-store instruction set. Explain what is meant by load-store.

10 Points

about into before
You load data from a register, but you cannot manipulate it yet. Therefore, there is no memory to memory operations. ✓
after → store back to memory 6

9. If our MIPS code has the following instruction:

lw \$t1, 8(\$t0) where \$t0 contains 0xB00C

- a. Which value would be written into \$t1?

0x4220 ✓

- b. What instruction would you use to write the value in \$t1 to memory address 0xB020?

~~lw~~ \$t1, 20(\$t0)
SW

Memory contents

		Address
-12	0XCD99	0xB000
-8	0xA100	0xB004
-4	0x4888	0xB008
\$t0 →	0x6541	0xB00C
4	0x722B	0xB010
8	0x4220	0xB014
12	0xCA0A	0xB018
16	0x1BB7	0xB01C
20	0x2000	0xB020
24	0x78B0	0xB024

← WANT

10 Points

10. In the MIPS assembly language code shown for the MinMax routine, explain in detail what will happen if a nop instruction is not included after the following instruction, which appears on line 16:

`ble $t0,$v1,chk`

We would have a Control Hazard if a nop wasn't included b/c we are dealing with a branch function. If it was not included, it would "branch" to the chk function & do `addi $a1, $a1, -1`.

The move func would always be exec. & we would not have our min/max function properly.

so what happens?

```

1  .text      # Pipelined Implementation
2  MinMax:
3      lw      $v0, 0($a0)
4      addiu   $a0, $a0, 4
5      addi    $a1, $a1, -1
6      blez    $a1, ret
7      move    $v1, $v0
8  loop:
9      lw      $t0, 0($a0)
10     addi    $a0, $a0, 4
11     bge     $t0, $v0, next
12     nop
13     b       chk
14     move    $v0, $t0
15 next:
16     ble     $t0, $v1, chk
17     nop
18     move    $v1, $t0
19 chk:
20     addi    $a1, $a1, -1
21     bnez    $a1, loop
22     nop
23 ret:
24     jr      $ra
25     nop
  
```

Diagram showing a branch from line 16 to line 19 (chk) and a branch from line 19 to line 23 (ret). A red arrow points to line 16 with the text "BRANCH". A red arrow points to line 19 with the text "would happen if this nop was removed".

11. When we are configuring all of the bits in a ports as inputs, we must also configure the open-drain setting for each of them.

5 Points

☒ TRUE
☐ FALSE

OUTPUTS → OPEN-DRAIN
INPUTS → PULL-UP.

$$2^{10} = 1024$$

$$2^6 = 64$$

$$\begin{array}{r} 1024 \\ 64 \\ \hline 4096 \end{array}$$

$$65536$$

$$\begin{array}{r} 4096 \\ 61440 \end{array}$$

12. You are using timer 1 to measure a specific time interval. With your configuration of the clock source and the maximum pre-scaler option, you determine that you will need to count 67,322 clock pulses. This is possible using timer 1. (Explain why, or why not.)

☐ YES
☒ NO

$$2^{16} - 1 = 65,536 - 1 = 65,535$$

We cannot use timer 1, as it only has 65,535 allotted clk pulses, and we need 67,322.

13. Our microcontroller uses a system clock for controlling the processor operations (SYSCLK). We use a separate clock to drive the peripheral devices (PBCLK). Why do we use different clocks and how are they typically configured with respect to each other?


SYSCLK \rightarrow 80 MHz

USBCLK \rightarrow 48 MHz

PBCLK \rightarrow 10 MHz

We wouldn't use all the clks at the same time b/c of their different speeds. We use them in specific scenarios.

14. Shown below is the block diagram for a timer. Explain what the prescaler does and why we might want to use different configurations.



The pre-scaler, or divider, helps us verify our timer can handle the clk pulses. Similar to what we did in prob. 12. We'd use diff. configs to find the most efficient clk & timer in our machine.