

University of New Mexico
Department of Electrical and Computer Engineering

ECE 321 – Electronics I (Fall 2011)

Exam 2


Name: _____

Date: Nov. 16, 2011


Note: Only calculator, pencils, and pens are allowed.

1. (10 points) True or false:

- (a) Higher noise margin is always desirable. (True) ✓
- (b) To decrease t_{pHL} , the NMOS threshold voltage must be increases. (False) ✓
- (c) When the input of a CMOS inverter is high, the leakage current will be determined by I_{OFF} of PMOS. (True) ✓ *Pmos off*
- (d) In a CMOS inverter, the faster input rise time results in higher short-circuit power. (False) ✓
- (e) The propagation delay in a simple RC network is 0.69 times of its time-constant. (True) ✓



2. (15 points) Given the delay of a standard fanout-4 delay is 50ps (i.e. 1x inverter driving a 4x inverter), determine the delay in each of the following cases:





10

3. (10 points) Determine the $(W/L)_p$ of the PMOS transistor in a CMOS inverter such that the switching threshold voltage, V_M , becomes exactly $V_{DD}/2$. Assume that $K'_n = 120 \mu A/V^2$, $V_{tn} = 0.3V$, $\lambda_n = 0.01 V^{-1}$, $(W/L)_n = 10$, $K'_p = 50 \mu A/V^2$, $V_{tp} = -0.4V$, $\lambda_p = -0.02 V^{-1}$ and $V_{DD} = 1.2V$. Include the channel length modulation effect into your calculation.

$$V_M = V_{DD}/2$$

$$\textcircled{a} V_M = V_L = V_O$$



$$\frac{K'_n (W/L)_n}{2} (V_M - V_{tn})^2 (1 + \lambda_n V_M) = \frac{K'_p (W/L)_p}{2} (V_{DD} - V_M - V_{tp})^2 (1 + \lambda_p (V_{DD} - V_M))$$

$$\frac{K'_n \frac{W}{L}_n (\frac{V_{DD}}{2} - V_{tn})^2 (1 + \lambda_n \frac{V_{DD}}{2})}{K'_p (\frac{V_{DD}}{2} - V_{tp})^2 (1 + \lambda_p \frac{V_{DD}}{2})} = \frac{(W/L)_p}{(W/L)_n}$$

$$\frac{120 \mu (10) (0.6 - 0.3)^2 (1 + 0.01(0.6))}{50 \mu (0.6 - 0.4)^2 (1 + 0.02(0.6))} = \boxed{53.7}$$

10


4. (10 points) Calculate the short circuit current, I_{DDMax} , in the CMOS inverter of problem 3. Again, include the channel length modulation effect into your calculation.

$$I_{SC} = I_{ds} @ V_M \quad V_M = \frac{V_{DD}}{2}$$

$$I_{dsp} = I_{dsn} = \frac{K'_n (W/L)_n}{2} (\frac{V_{DD}}{2} - V_{tn})^2 (1 + \lambda_n \frac{V_{DD}}{2}) = \frac{1.08 \times 10^{-4}}{2} = \boxed{54 \mu A}$$

10

5. (10 points) The output of the CMOS inverter in problem 3 is connected to a novel Carbon Nanotube-based logic gate with $V_{IL}=0.3V$, and $V_{IH}=0.8V$. Sketch the noise margin rectangles and determine the low and high noise margin.




$$NMH = V_{OH} - V_{IH} = 0.4$$


$$NML = V_{IL} - V_{OL} = 0.3$$

13

6. (15 points) The output of the CMOS inverter in problem 3 is connected to a 100fF load capacitor. Use the average current technique to find high-to-low propagation delay, t_{pHL} . Include the channel length modulation effect only in saturation region, not in linear region.



$$\frac{V_{dd}}{2} = V_m$$



$$t_{pHL} = \frac{C_L \Delta V}{I_{av} \Delta V_{m}} \quad \checkmark$$

$$t_{pHL} = \frac{100f \left(\frac{V_{dd}}{2} \right)}{\frac{1}{2} K_n \frac{W}{L} \left[\frac{(V_{GS} - V_{th})^2}{2} (1 + \lambda_n V_{DS}) + (V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right]}$$

$$\frac{1}{2} K_n \frac{W}{L} \left[\frac{(V_{GS} - V_{th})^2}{2} (1 + \lambda_n V_{DS}) + (V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$t_{pHL} = \frac{100f(0.6)}{120 \mu (10) \left[\frac{(1.2 - 0.3)^2}{2} (1 + 0.01(1.2)) + (1.2 - 0.3)(1.2) - \frac{1.2^2}{2} \right]}$$

$$= \frac{100f(0.6)}{7.02 \times 10^{-4}} = 8.47 \times 10^{-11} = \boxed{84.8ps}$$

10

7. (10 points) Determine the dynamic power consumption in the CMOS inverter of problem 6, if a square wave pulse running at 1GHz frequency is applied to its input.

$$P = C_L V_{DD}^2 f = 100\text{f}(1.2)^2(1\text{G}) = 1.44 \times 10^{-4} = \boxed{144\mu\text{W}}$$

7

8. (10 points) Calculate the equivalent output resistance, R_{OHL} , of the inverter in problem 3 for the high-to-low transition. Use the results that you found in problem 6.

$$Q = C_L \Delta V = I_{av} \Delta t$$


$$\Delta t = \frac{C_L \Delta V}{I_{av}} = \cancel{RC} \Rightarrow \frac{t_{phl}}{C_L} = R = \boxed{848\Omega}$$

10

9. (10 points) The CMOS inverter of problem 3 is connected to an interconnect network shown below. Use the R_{oHL} found in problem 8 to find the high-to-low propagation delay, t_{PHL} .

Sum of all Resistors on path to V_{out}
all of C_L

$R_{eq} = 848$



$$\begin{aligned}
 & (2k + R_{eq})(20f + 30f + 20f) = 1.99 \times 10^{-10} \\
 & + (2k + R_{eq} + 1k)(10f + 20f) = 1.15 \times 10^{-10} \\
 & + (2k + R_{eq} + 1k + 2k)(30f) = 1.75 \times 10^{-10} \\
 & = 4.89 \times 10^{-10} = 448ps = \tau
 \end{aligned}$$

$$\tau_p = 0.69 \tau$$

$$\tau_{PHL} = 448ps \cdot 0.69 = \boxed{309ps}$$