

University of New Mexico Department of Electrical and Computer Engineering

	ECE 3211 = Flac	Exam #1
	Nan	Date: September 26, 2018
	Note	llowed.
10		voltage P:S>D
(0	 (10 points) True or false: (a) A diode in forward bias can be model 	ed as a current source. (F)
	(b) The source voltage is higher than the	drain voltage in a PMOS. (T)
	(c) The unit for channel length modulatio	n parameter (λ) is V^{-1} . (\top)
	(d) Increasing the reverse bias of a diode(e) Electrons are minority carriers in a P-	e increases its parasitic capacitance. (F)
	Holes are majo	rity
5	2. (15 points) In the following circuit, the init	tial voltage of C1 is 5V and C2 is
	completely discharged. At time t=0 the state of the control of C2 after closing the switch?	which closes. What is the limit voltage of $f = x 10^{-15}$
	$V_{i}=5$	V@(1)
	$Q = C \cdot \mathcal{I} \cdot / \mathbf{V}_{12} = 0$	$V \otimes C_{1} \perp + \delta c_{2} \perp$
	Q O V	200 fF 150 fF
	$() := C_1 V_1 + C_2 V_2$	± ±
		Qi= (200f)(5V)+154
	$Q_f = V_f (C_1 + C_2) -$	$\alpha = 40001611$
		$(\cdot \cdot - \cdot (\cdot) \cdot ($

$$Q_{i} = Q_{f}$$

$$1000 fV = V_{f} (200 f + 150 f)$$

$$1000 fV = V_{f} (350 f)$$

$$V_{f} = \frac{1000 fV}{350 f}$$

$$V_{f} = 2.857 V$$

15

$$E = \frac{1}{2}CV^{2}$$

$$E_{1} = \frac{1}{2}C_{1}V_{1}^{2} + \frac{1}{2}C_{2}V_{2}^{2}$$

$$C_{2} = \frac{1}{150} \text{ fF}$$

$$E_{1} = \frac{1}{2}(200f)(5^{2}v) + \frac{1}{2}(150)(0)^{2}$$

$$E_{1} = 2500f$$

$$E_{1} = 2500f$$

$$E_{2} = 2500f$$

$$V = 0$$

(15 points) The doping concentration of both N and P sides of a diode increases by factor of 10X each. Compute the amount of increase in the built-in potential due to this doping concentration change.

Hint: The equation for the built-in potential in a PN junction is $V_{bi} = V_{th} Ln(\frac{N_A \cdot N_D}{n_i^2})$, where V_{th} is ~26mV.

$$V'_{bi} = V_{bi} = \Delta V_{bi}$$

$$V'_{b} = 10 N_{b}$$


$$(20 \times 10^{-3}) \ln \left[\frac{10 N_{a} \cdot 10 N_{d}}{N_{i}^{2}} \right] - (20 \times 10^{-3}) \ln \left[\frac{N_{a} \cdot N_{d}}{N_{i}^{2}} \right]$$


$$(20 \times 10^{-3}) \left[\ln \left(\frac{10 N_{a} \cdot 11 N_{d}}{N_{i}^{2}} \right) - \ln \left(\frac{N_{a} \cdot N_{d}}{N_{i}^{2}} \right) \right] \left(\frac{10 \cdot 9}{N_{i}^{2}} \right)$$


$$(20 \times 10^{-3}) \left[\ln \left(\frac{10 N_{a} \cdot 10 N_{d}}{N_{i}^{2}} \right) - \ln \left(\frac{N_{a} \cdot N_{d}}{N_{i}^{2}} \right) \right] = (20 \times 10^{-3}) \left[\ln (100) \right]$$

$$= 0.1197$$

$$\approx 120 \text{ mV}$$








VOS & VOS-VT

- 6. (15 points) In the circuit below, assume that the NMOS has $K'_n=100uA/V^2$, (W/L)=10, and $V_T=1V$ Ignore the channel length modulation.
 - (a) Identify Source, Gate, and Drain terminals.
 - (b) Find the region of operation.
 - (c) Determine I_{DS}.

D>S in Nmos

(a) Drawn on Circuit



.. It can be either Linear or Saturated.

(e)
$$I_{DS} = Kin \left(\frac{W}{L}\right) \left[(V_{OS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$I_{DS} = (100m)(10) \left[(2-1) 1 - \frac{1^2}{2} \right]$$

$$I_{DS} = (100m)(10)(0.5) = 1000m = 500$$

- (20 points) A power supply is designed using a bridge diode (full wave rectifier). The transformer is 120 V / 24 V and the filter capacitor is 5,800 µF. Assume V_{ON}=0.7V for the diodes. If the ripple voltage at the load is 2V, then determine:
 - (a) The peak voltage at the load.
 - (b) The average DC voltage at the load (Vaverage=VPeak-Vripple/2).
 - (c) The average DC current at the load.
 - (d) The resistance of the load.
 - (e) The average load power dissipation.

Vp = 24 \ \[\frac{1}{2} \]

$$V_{c}) C = \frac{I}{f(V_{R})} = I = C(f)(V_{R}) = (5000 m)(120)(2)$$

$$= 1.392A$$

$$= 1.392A$$

$$= 1.392A$$

$$= \frac{Vr}{VR}(\frac{1}{fc}) = \frac{33.941}{2} (120)(5600)$$