93/100

University of New Mexico Department of Electrical and Computer Engineering

ECE 321 - Electronics I (Fall 2011)

Exam 1

Name: Edgar Chavez

Date: September 26, 2011

Note: Only calculator, pencils, and pens are allowed.




1. (10 points) True or false:

(a) Drain potential in PMOS is higher than the source potential. (F) PMOS - Source = higher







(e) The threshold voltage of a "depletion type" PMOS is positive. (au)



2. (10 points) Consider the flowing logic circuit. Reduce this logic to minimum gates.


$$X+XZ+XY=F$$

$$X(I+Z)+XY=F$$

$$X+XY=F$$

$$(X+X)(X+Y)=F$$

$$F=X+Y$$





(20 points) The voltage of a forward bias diode increases by 60mV. Compute the amount of the diode current increase due to this voltage change.

Hint: Assume the diode current equation can be approximated by $I_D pprox I_{S} \cdot e^{V_{th}}$

Depletion Mode NMOS

90

(20 points) In the circuit below, assume that the depletion mode NMOS has K'_n=100uA/V², (W/L)=10, and V_{tn}=-1V. Ignore the body effect and channel length modulation. VTn=-1=) |VTn = 1 V

(a) Identify Source, Gate, and Drain terminals


(b) Find the region of operation

(c) Determine I_{DS}


$$IDS = K'n(\frac{\omega}{L})\left[\left(V_{GS} - V_{T}\right)V_{OS} - \frac{V_{OS}^{2}}{2}\right]$$

le

5. (20 points) Assume that the diode D1 has V_{γ} =0.7V and I_{S} =1nA and the Zener diode Z1 has V_{Z} =6.8V, V_{γ} =0.7V, and I_{S} =0. Determine I_{X} and V_{O} .



(20 points) Analyze the circuit to determine the voltages at all nodes and the currents thorough all branches. Let $V_{Tn}=1V$, $K'_{n}=100~\mu\text{A/V}^2$, and (W/L)=10.



Assume saturation: VDS > VGS - VTN





University of New Mexico Department of Electrical and Computer Engineering

ECE 321 – Electronics I (Fall 2011)


Exam 2


Name: Edgar Chavez


Date: Nov. 16, 2011


Note: Only calculator, pencils, and pens are allowed.


- (10 points) True or false:
 - (a) Higher noise margin is always desirable. (T)
 - (b) To decrease t_{pHL}, the NMOS threshold voltage must be increases. (F
 - (c) When the input of a CMOS inverter is high, the leakage current will be determined by I_{OFF} of PMOS. (o)
 - (d) In a CMOS inverter, the faster input rise time results in higher short-circuit power. (F)
 - (e) The propagation delay in a simple RC network is 0.69 times of its time-constant. ()
 - (15 points) Given the delay of a standard fanout-4 delay is 50ps (i.e. 1x inverter driving a 4x inverter), determine the delay in each of the following cases:











3.

(10 points) Determine the $(W/L)_p$ of the PMOS transistor in a CMOS inverter such that the switching threshold voltage, V_M , becomes exactly $V_{DD}/2$. Assume that $K'_n=120uA/V^2$, $Vt_n=0.3V$, $\lambda_n=0.01V^{-1}$, $(W/L)_n=10$, $K'_p=50uA/V^2$, $Vt_p=-0.4V$, $\lambda_p=-0.02V^{-1}$ and $V_{DD}=1.2V$. Include the channel length modulation effect into your calculation.

Assume saturation: |ITOSI = K'p (W), (NGSI-INTPI)2 = SOMAIN' (W), (?) Since (Y), = 10 then (W), = 2 (W), = 20

(10 points) Calculate the short circuit current, I_{DDMax}, in the CMOS inverter of problem 3. Again, include the channel length modulation effect into your calculation.

IDDMAX = ISC = Iav. VDD = PSC

= 554 M



5. (10 points) The output of the CMOS inverter in problem 3 is connected to a novel Carbon Nanotube-based logic gate with V_{IL} =0.3V, and V_{IH} =0.8V. Sketch the noise margin rectangles and determine the low and high noise margin.



(15 points) The output of the CMOS inverter in problem 3 is connected to a 100fF load capacitor. Use the average current technique to find high-to-low propagation delay, t_{pHL} . Include the channel length modulation effect only in saturation region, not in linear region.

PMOS: OFF

NMOS: ON VGS = 1.2 VDS = VDA = 1.2
$$\Rightarrow$$
 saturation

NMOS: ON VGS - VTN12 (1+ NNVOS)

TDS = $\frac{K'n}{2} \left(\frac{W}{L} \right)_n \left(VGS - VTn1^2 \left(1 + NnVOS \right) \right) = 492MA$

$$D = \frac{\text{Kin}}{2} \left(\frac{\omega}{L} \right)_{n} = \frac{120 \text{ mA}}{2} \left(101 \left(1.2 - 0.3 \right)^{2} \left(1 + 0.01 \left(1.21 \right) \right) = 492 \text{ mA}$$

B
$$V_{GS} = 1.2$$
 $V_{DS} = V_{DD}/2 = 0.6 \Rightarrow linear$

$$I_{DS2} = K'n \left(\frac{W}{L}\right) n \left[\left(\frac{V_{GS} - V_{TN}}{V_{DS}} + \frac{V_{DS}^2}{2}\right] - \left(\frac{V_{GS} - V_{TN}}{2}\right) - \left(\frac{V_{$$

$$Ios_2 = Kr(\frac{1}{2})nL$$

= $120mA(10)[(1.2-0.3)(0.6)-(0.6)^2] = 432mA$

7. (10 points) Determine the dynamic power consumption in the CMOS inverter of problem 6, if a square wave pulse running at 1GHz frequency is applied to its input.

Apramic Power = VDO2 CLF = (1.2)2 (100 FF) (1GHZ) = 144 MW

8. (10 points) Calculate the equivalent output resistance, R_{OHL}, of the inverter in problem 3 for the high-to-low transition. Use the results that you found in problem 6.

ROHL = VDO/2 1.2/2 0.69 Inv 0.69 Inv

I av from problem 6 = 462 MA

ROHL = 0.6 0.69 (462MA) = 1882.180

(10 points) The CMOS inverter of problem 3 is connected to an interconnect 9. network shown below. Use the RoHL found in problem 8 to find the high-to-low propagation delay, t_{PHL}.

4 ΚΩ tPHL = 0.692 20 fF 1882.180 _____ 1 ΚΩ \sim 1 ΚΩ зКΩ

T = 20fF(2K+1882.18)+10fF(3K+1882.18)+30fF(5K+1882.18)

+ 30fF(2K+1882.18)+20fF(2K+1882.18)

+ 20fF (3x+1882.18)

= 624.68 ps

tpHL = 0.69 (624.68 ps)

= 431.03 ps