
4-Bit Adder

- Created the new project
- Added Sources




Defined modules

module name: new adder

Port name: Input: a=> msb=3, b, clk


Output: s(sum) => msb=3, cOut (carry out)




Below is the created design adder in Verilog

```
Project Summary × newadder.v ×
D:/Microblaze_FPGA/LABS/fb_adder/fb_adder.srcs/sources_1/new/newadder.v
Q | 🛗 | ← | → | X | 📵 | 🗈 | X | // | 10 | 元 | ♀ |
  `timescale lns / lps
// Company:
  // Engineer:
5
6
   // Create Date: 01/30/2024 12:09:48 PM
   // Design Name:
   // Module Name: newadder
8
    // Project Name:
9
10
  // Target Devices:
11
   // Tool Versions:
   // Description:
12
13
14
   // Dependencies:
15
16 // Revision:
   // Revision 0.01 - File Created
17
18
   // Additional Comments:
19
20 🖨 ////////
21
22
23 module newadder(
24
     input [3:0] a,b,
25
      input ck,
26
      output [3:0] sum,
27
28
      output cout
      );
29 🖨 endmodule
30
```


Then opened the IP catalog which is already exist in the vivado
 Changed the types as below picture. (in control tag deselect CE and Enable C_OUT)




- Then it will create output, the can Generate the output product
- Then we can design can be founded in IP sources





• Now copeid the component to the newadder code.





- Rename to cout,ck,sum
- The clicked elaborated design and the schematic is created there





This design later can be verified with a testbench


```
newadder.v \times fb_adder.vho \times fb_adder.veo \times stimulis.v \times Untitled 1
D:/Microblaze_FPGA/LABS/fb_adder/fb_adder.srcs/sim_1/new/stimulis.v
 Q | 🛗 | ♠ | → | X | 🛅 | 🛅 | X | // | 🖩 | ☶ | ♀ |
           // Additional Comments:
18
19
20 🖨
module stimulis();
           reg [3:0] a,b;
           wire cout;
            wire [3:0] sum;
           newadder dut(a,b,ck,sum,cout);
           begin
           #10 ck=0;
#10 ck=1;
           begin
              a = 3; b= 6;

#10 a = 4; b= 6;

#10 a = 2; b= 5;

#10 a = 9; b= 4;
            end
```

• Finally ran the simulation and the lab is successful.



· Additionally checked the synthesis. It was successful

