

# Software Synthesis for Embedded Processors

Lochana Abhayawardana  
Electronic Engineering  
Hochschule Hamm-Lippstadt  
Lippsadt, Germany  
lochana.abhayawardana@stud.hshl.de

**Abstract**—Embedded systems are widely used in modern devices, from smartphones to automobiles and electronic appliances. This research paper provides a detailed overview of software synthesis for embedded systems, highlighting its critical role in reducing design complexity. This paper includes different approaches to software synthesis, including high-level synthesis, register transfer level synthesis and instruction set synthesis. High-level programming languages play a critical role when it comes to programming nowadays. Here the process of compiling high-level languages to computer-understandable assembly code is discussed in detail. Furthermore, the instruction set architecture as the interface between software and hardware, which facilitates the execution of diverse programs written in various programming languages is discussed. Then the principles of RISC architecture and ARM architecture are discussed. The findings underscore the importance of software synthesis in developing embedded systems.

**Index Terms**—embedded, RISC, ARM

## I. INTRODUCTION TO SOFTWARE SYNTHESIS FOR EMBEDDED SYSTEMS




Fig. 1. Hierarchy of model computation [1]

Software synthesis is a part of component synthesis together with Hardware synthesis and Interface synthesis. As the system synthesis produces the system model to describe the system's components and their communication. Each part of the bellow level of the flow uses the system model as an input and generates an implementation for each Hardware, interface and software synthesis. So the Software Synthesis produces binary code for programmable processing elements. The amount of software involved in designing is increasing. It leads the cost of modern complex multi-processor systems to climb high. [2]

## II. APPROACHES TO SOFTWARE SYNTHESIS

Most of the levels of embedded systems are a part of the physical control process, such as airbags in cars. In there embedded software can implement a control loop of the physical process through getting readings from the sensors. Therefore, the software is specific to the underlying hardware, in order to achieve that embedded systems use specialized components (hardware accelerators, processors, DPSs) with communication schemes.

## III. PROGRAMMING IN HIGH LEVEL-LANGUAGES

High-level programming languages are referred to as programming languages that are close to human languages and that can also understand by computers. Although they are a bit different from human languages when it comes to syntax and semantics.

To write a program in high-level language we need an IDE or a text editor. For an IDE we can use Visual Studio. For a high-level language, we can use C language. Even though using high-level language makes the process easier and more understandable for humans, computers do not understand high-level languages. computers can only understand binary numbers. Therefore, we need translators to lower the level of programming language to the assembly level. In the next chapter, the translation process is explained.

## IV. COMPILERS

As we discussed in the previous chapter the high-level languages must be translated into low-level in order to compute by the computers. the compiler can be used to create an executable binary directly, object files `.o`, also known as executable machine code, assembly code `.S`, linker operations such as creating executable programs (`.exe`, `.out`, `.bin`, `.elf`), and libraries (`.a`, `.dll`) [2]

Compilation processes can be achieved using the following steps. (refer Figure 02)




Fig. 2. Compilation processes of a compiler[2]

### A. Pre-Processing

Pre-processing is the first step in the compilation process in C and it is performed by the pre-processor tool (A pre-written program invoked by the system). All the statements with the symbol of # in a C program are processed by the pre-processor into an intermediate file with no # symbols. Under the following steps, the pre-processing tasks are performed.

1) *Comments removal*: Comments are used to give a general idea of the code and its function to the coders(humans). Therefore, there is no reason to keep them to use by the computers. Comments are represented by // in c language.

```

/* This is a
multi-line comment in C */

#include<stdio.h>

int main()
{
    // this is a single-line comment in C

    return 0;
}
  
```

Fig. 3. comments in c language[2]

In the above figure, the comments will be removed after the comment removal process.

2) *Macros expansion*: Macros are constant values or definitions defined by the #define directives in C Language. [3] The pre-processor creates an intermediate file where the pre-written assembly-level instructions replaced the defined expressions or constants, and a '+' sign is added to every macros expanded statement.

Examples:

Defining a value #define G 9.8

Defining an expression #define SUM(a,b) (a + b)

3) *File inclusion*: The process of adding another file containing pre-written code into our C program during the pre-processing. This is done using the #include directive. If the functions like printf() and scanf() are used, the C program must include the pre-defined standard input output header file as,

```
#include <stdio.h> .
```

4) *Conditional compilation*: Like in the previous Marcos expansion here in Conditional compilations, it checks all the conditional compilation directives with some pre-defined assembly code and passes a newly expanded file to the compiler. This is performed using commands like #ifdef, #endif, #ifndef, #if, #else and #endif in C programming. [3]




Fig. 4. Conditional compilation[2]

5) *Compiling*: In this phase, C uses an inbuilt compiler software to convert the intermediate .i files into Assembly files .s which include low-level code. This process tells us about any syntax errors or warnings present in the source code through the terminal.




Fig. 5. Compiling Process [2]

6) *Assembling*: In this process, it converts the assembly-level code to machine-understandable code using an assembler. Assembler is a pre-written program that translates assembly code into machine code. The generated file includes the same file name with the extension of `.obj` in DOS and `.o` in UNIX OS. [3]




Fig. 6. Assembler[2]

7) *Linking*: Linking is a process of including the library files into a program. The library file contains the definition of the machine language functions and the files containing the extension of `.lib`. It is like when we read a book we refer the unknown words with the use of a dictionary. The use of the Library gives the meanings of unknown statements of object files. This process is an executable file with the extension of `.exe` for DOS and `verb—out—` in Unix OS.




Fig. 7. Linking Process[2]

## V. INSTRUCTION SET ARCHITECTURE (ISA)

When designing computers engineers had to come up with a way to connect software to hardware. The ISA defines the type of instructions to be followed by the processor [4]. In the following sections, the MIPS ISA is used as an example to discuss the process since it is the most used due to its simplicity. Based on the type of operations, the instructions are classified into three types,

- **Arithmetic /logic instructions:**  
Performs Arithmetic and logical operations on one or more operands.
- **Data Transfer instructions:**  
Responsible for the transfer of instructions from memory

to the processor and back.

- **Branch and jump instructions:**  
Responsible for breaking the sequential flow of instructions and jumping instructions in the implementation of the function and conditional statements. The ISA also defines the maximum length of each type of instruction. Since the MIPS is using 32-bit ISA, each and every instruction must be accommodated within 32 bits. [3]

The ISA level is important for the system architects as it is the interface between the software and hardware. [5] It might be possible to write hardware directly to execute programs written in C, C++, Java or some other high-level language, but it would not be a great idea. Most computers must have the ability to execute programs written in multiple languages. Therefore, the most suitable way to execute more programming languages is to convert them into a common intermediate form and build hardware which is capable of executing ISA-level programs directly. [5] The process can be shown in the below diagram.




Fig. 8. ISA level is the interface between the compiler and hardware [1]

Reduced Instruction Set Computer (RISC) and Arm CPU architecture are mostly used in the industry.

## VI. RISC

At the start of RISC, the people who were working on microprogramming tools began to rethink the architectural design principles trying to close the “semantic gap” in high-level programming languages and microinstructions. But this approach introduced a “performance gap” and was not successful in achieving the desired performance goal.

Therefore, a new design philosophy emerged, with the idea of optimizing compilers that can be used to compile high-level languages into instructions. These instructions are simpler, executed in one cycle, and have a reduced set compared to the previous set of instructions used. [6]

### A. Key principles of RISC

- 1) Functions should be simple, introducing a new operation that increases the cycle time must be justified by a reduction in the number of cycles required.
- 2) Microinstructions should not be faster than simple instructions, since the cache memory is implemented

using the same technology as the writable control store. Simple instructions should operate at the same speed as microinstructions.

- 3) Moving software into microcode does not improve its performance or functionality. Everything that can perform on microcoded machine can also be performed in assembly language on a simpler machine. The run-time library architecture includes characteristics of microcode but is easier to modify.
- 4) The RISC architecture prioritizes simple instruction decoding and pipeline execution. Instructions are broken into parallelizable parts making the new instructions to start executing every cycle. This approach improves performance.
- 5) Use of compiler technology to simplify instructions. RISC compilers keep operands in registers for simple register-to-register instruction, enabling shorter instruction formats for memory-based operands. [6]

Above mentioned design principles made the foundation for RISC architecture. RISC architecture ensures simplicity, efficient execution, and optimizing compilers. RISC has been adapted to various computer systems enabling improved performance, low power consumption, and simpler instruction decoding and pipelining.


## VII. ARM CPU ARCHITECTURE

ARM is a RISC architecture. The ARM ISA is a load-store one, instructions that operate only on registers and are separated from instructions that access memory. All ARM instructions are 32-bit long and mostly they have three-operand encoding. ARM architecture is equipped with a large register file with 16 general-purpose registers, allowing pipelining of the ARM architecture.

### A. Registers:

ARM provides 16 general-purpose registers in the user mode. Register 15 is the program counter or can change a general-purpose register as well. Register 14 is used as branch-and-link instruction. Register 13 is used as a stack pointer. The current program status registers four 1-bit condition flags ('Negative', 'zero', 'Carry', 'oVerflow') and four fields reflecting the execution state of the processor. The 'I' and 'F' flags enable normal and fast interrupts respectively. The 'mode' field selects one of seven execution modes. [7]

- User mode, the main execution mode ensures protection and isolation.
- Fast interrupt processing mode is enabled when a fast interruption signal is received.
- Normal interrupt mode is entered when the processor receives an interrupt signal from any other interrupt source.
- Software interrupt mode is enabled when a signal from software interrupts the instruction received. Software interrupts are a standard way to invoke operating system services on ARM.



develop advanced embedded systems for various applications from mobile phones to automotive and various electronic applications.

#### REFERENCES

- [1] G. C. Buttazzo, *Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications*. Springer Science & Business Media, 2011.
- [2] E. Artistry. Lesson: Compilers. [Online]. Available: <https://embeddedartistry.com/lesson/compilers/>
- [3] Scaler. Compilation process in c. [Online]. Available: <https://www.scaler.com/topics/c/compilation-process-in-c/>
- [4] GeeksforGeeks. Microarchitecture and instruction set architecture. [Online]. Available: <https://www.geeksforgeeks.org/microarchitecture-and-instruction-set-architecture/>
- [5] A. S. Tanenbaum and T. Austin, *Structured Computer Organization*. Pearson, 2012.
- [6] D. A. Patterson, "Reduced instruction set computers," *Communications of the ACM*, vol. Volume 28, 1985.
- [7] L. Ryzhyk, "The arm architecture," 2006.