


## DESIGN REVIEW CHECKLIST

PRINTED CIRCUIT BOARD (PCB) LAYOUT






<b>©</b>	Sufficient clearances between high voltage traces.
Ø	Trace widths are sufficient for traces carrying large currents.
0	Low noise traces do not run too close to high-current traces or high-speed digital traces.
0	For high-speed traces, ensure that line lengths are properly matched. The higher end layout packages have tools to do this.
0	For high-speed traces also run simulations to ensure that there are no violations, including the effects of vias on signal propagation.
0	Consider the effect of ground loops for designs without a proper ground plane.
0	Be aware of the placement and orientation of magnetic components, if any, to avoid cross coupling.
0	For very low-level signals, make sure that the appropriate guard rings are in place.
0	Depending on the frequency of the signal, the typical FR4 substrate may not be suitable, and a low loss, but more expensive, substrate should be considered.
0	Ensure that any RF lines have the proper complex impedance (typically 50 ohms). This includes confirming that a ground layer is underneath the trace (microstrip) and commonly on both sides as well (coplanar waveguide).
ø	On-board antennas have the proper ground clearances on all layers.
0	Ground layers have sufficient stitching vias especially near any RF circuits.
•	On-board chip antennas are placed according to the manufacturer's recommendations.



0	If the design includes multiple on-board antennas be sure they are placed so as to maximize their distance to prevent cross interference.
0	Switching power regulators are carefully layed out according to the manufacturer's datasheet.
ø	Power supply pins on any IC's have decoupling capacitors placed nearby.
0	No footprint errors it's best to print out the layout at scale, and then physically lay all of the components on the printout to ensure the leads match up properly.
0	Test points are included on all signal traces which aren't easily accessed (i.e. signals between leadless packages).
0	No blind or buried vias are used unless absolutely required. Their use will significantly increase the board cost.
0	Final board dimensions match correctly with the enclosure design.
Ø	Any crystal connections are kept as short as possible.
0	All components, connectors, jumpers, and test points are properly labeled in the silkscreen layer.
ø	No signal traces have 90-degree bends
0	Signal traces don't unnecessarily jump between different board layers. This can also be a sign of auto-routing, which rarely produces a quality design.
0	High-current traces are primarily routed on the outside layers.
•	Silkscreen layer includes the proper board part number and the current revision.





For Entrepreneurs and Startups:

## Develop and launch your electronic product FASTER without costly mistakes!

Doing it alone is slow and risky. Small missteps now can become big problems later. Skip the mistakes and launch faster.



Frustrated things aren't moving as fast as you want?

Feeling unsure what to do next?



## Meet your guide: John Teel



Hey there, I'm a former microchip design engineer at Texas Instruments and founder of a hardware startup that sold products in hundreds of retail stores. My chip designs are in devices from Apple, Intel, and more.

Now, my full-time focus is helping people like you bring new electronic products to life, without wasting time, money, or risking everything.

CLICK HERE
TO LEARN MORE!