

Test Report

STAR: Spatial Topography Accessibility Robot

Unit, Integration, and Hardware-in-the-Loop Test Results

Team Locked Inc

Cesar Magana	Software, Project Manager
Brighton Sikarskie	Software, Embedded Development, Schematic Design
Jeremie Hockey	PCB Design and Layout
Michael Norton	Mechanical Design
Shawn Ciaciura	Schematic Review
Jared Bartz	Schematic Review

Course

ESET 420 – Senior Design II – Dr. Lee Hudson

Institution

Texas A&M University
Department of Electronic Systems Engineering Technology (ESET)
ESET Senior Capstone, Spring 2026

Advisors and Sponsors

Dr. Logan Porter – Sponsor and Technical Advisor

April 28, 2026

Version 1.0 – Capstone Submission

Contents

1	Introduction	1
1.1	Purpose	1
1.2	Scope	1
1.3	Companion Documents and Source-of-Truth Repository	1
1.4	Status Label Legend	1
1.5	Test Strategy at a Glance	1
2	Test Environment	2
2.1	Host Toolchain	2
2.2	Target Hardware	2
2.3	Test Frameworks	2
3	Firmware Unit Tests (RX72N)	2
3.1	Scope and Inventory	2
3.2	Results	3
3.3	Coverage Gate	3
3.4	Notable Test Categories	3
3.5	Hardware Bring-Up Tests	3
3.6	Manual PCB Bring-Up and Validation	4
4	Gateway Tests (Go)	5
4.1	Scope and Inventory	5
4.2	Results and Coverage	6
4.3	Fuzz Testing	6
5	ROS2 Tests	6
5.1	Scope	6
5.2	Results	7
5.3	Safety-Critical Tests	7
6	Compliance Engine Tests	7
6.1	Scope	7
6.2	Results and Coverage	8
7	Protocol Buffers Tests	8
7.1	Cross-Language Serialization Tests	8
7.2	Lint and Breaking-Change Gates	8
7.3	Results	8
8	User Interface Tests	8
8.1	Scope	8
8.2	Status	8
9	Integration and Simulation Tests	9
9.1	Virtual RX72N	9
9.2	End-to-End HIL Harness	9
9.3	ROS2 Launch Tests	9

9.4 Protocol Bridge Layer Sanity	9
10 CI/CD Workflows	9
10.1 Workflow Inventory	9
10.2 Pre-Commit Hooks	10
10.3 Commit-Gate Summary	10
11 Consolidated Test Results	10
12 Known Defects, Gaps, and Mitigations	11
12.1 Open Gaps	11
12.2 Closed-Loop HIL Validation	11
12.3 Regression Policy	12
13 Conclusions	12
Appendix A: Reproducing the Test Runs	12
Appendix B: Key Test Artifacts	13

List of Figures

List of Tables

1	Test frameworks in use by subsystem.	2
2	Firmware unit test inventory and most-recent CI results.	3
3	Hardware bring-up test directories.	4
4	Manual PCB validation tests on the production STAR motherboard.	5
5	Gateway test packages.	6
6	Gateway coverage summary from committed <code>star-gateway/coverage.out</code>	6
7	ROS2 test inventory.	7
8	Compliance engine test modules.	7
9	Protobuf serialization test suites.	8
10	UI test status.	8
11	Enforcement-bearing CI workflows.	10
12	Consolidated test scorecard.	11

1 Introduction

1.1 Purpose

This report documents the verification and validation effort for the STAR software. It enumerates every automated test suite, identifies the subsystem each suite exercises, reports pass/fail status and measured coverage where available, and records the hardware bring-up tests performed against real silicon. Its structure is informed by ISO/IEC/IEEE 29119-3:2021 (Software and systems engineering – Software testing – Part 3: Test documentation) and IEEE 829-2008 legacy practice (superseded by 29119-3), adapted to the multi-language, multi-target STAR codebase.

1.2 Scope

The report covers eight software subsystems: the RX72N real-time firmware, the Go gateway, the ROS2 Jazzy autonomy stack, the TypeScript operator UI, the Python compliance engine, the Protocol Buffers schema repository, the virtual-RX72N simulator, and the CI/CD automation that drives the whole pipeline. Physical PCB and mechanical verification are out of scope for this report.

1.3 Companion Documents and Source-of-Truth Repository

The STAR project is open-source. The full repository, including every CI workflow, test harness, and coverage artifact referenced in this report, lives at <https://github.com/Locked-Inc/STAR>. The two companion documents below cover, respectively, the design that this report verifies and the operational procedures that follow from it:

- STAR Software Description Document (SDD): [final_docs/software_description_document/](#). Authoritative for any design decision this report mentions without elaboration.
- STAR System and Software User Manual (SSUM): [final_docs/system_software_user_manual/](#). Operator-facing procedures.

Concrete artifacts cited later in this report – coverage outputs, JUnit XML, CI workflow YAMLS, test source files – can each be opened directly on GitHub at the path given.

1.4 Status Label Legend

A handful of test scopes in this report are tagged with [STRETCH] when they were intentionally de-prioritized during the semester. The same three-tier taxonomy used in the SDD and SSUM applies; bracket tags elsewhere in this report hyperlink back to this legend.

- [IMPLEMENTED] – complete and exercised in daily use.
- [STRETCH] – partial implementation with scaffolding; fit for demonstration but not yet complete.
- [ARCHITECTED] – designed and specified but not coded.

1.5 Test Strategy at a Glance

STAR applies a four-tier strategy:

1. **Unit tests** run on host with native compilers and mock-injected hardware (Unity for firmware, Go's `testing` for the gateway, `pytest` for compliance, Vitest for UI and Protobuf TypeScript, C Unity for nanopb).
2. **Integration tests** exercise multi-component flows via an in-process simulator (`virtual_rx72n`)

and ROS2 launch tests.

3. **Hardware-in-the-loop (HIL) tests** execute nightly on a dedicated fixture and against bench firmware-bring-up dirs.
4. **CI-enforced quality gates** block merges on coverage regression, lint failure, protobuf breaking changes, and 7-bit ASCII violations.

2 Test Environment

2.1 Host Toolchain

Unit-test runs target x86_64 Linux (Ubuntu 24.04) on CI and on developer workstations. Toolchains include GNU Make, CMake, the GNURX cross-compiler for firmware host-test fallback, Go 1.26, Node 22 with Vitest, Python 3.12, and ROS2 Jazzy.

2.2 Target Hardware

HIL and bench tests run against: Renesas RX72N (4 MB Flash, 512 KB SRAM) on the STAR custom PCB, four DRV8263H H-bridge motor drivers, quadrature encoders (341 PPR), Bosch BNO055 IMU, BMP280 barometer, HC-SR04 ultrasonic sensors, RPLiDAR C1 2D LiDAR, and a Raspberry Pi 5 host.

2.3 Test Frameworks

Table 1 maps each subsystem to its test framework.

Table 1: Test frameworks in use by subsystem.

Subsystem	Framework	Notes
star-rx72n-firmware	Unity v2.6.1	CMake FetchContent; 41 mock .c files (49 mock .h) including ThreadX
star-gateway	Go <code>testing</code>	With <code>-race</code> and <code>-coverprofile</code>
star-ros2 (C++)	<code>ament_cmake_gtest</code>	colcon test integration
star-ros2 (Python)	<code>ament_python / pytest</code>	<code>launch_test</code> for simulation
star-ui	Vitest	jsdom environment, testing-library
compliance-engine	pytest	Coverage via <code>pytest-cov</code>
star-proto (Go)	Go <code>testing</code>	Serialization round-trips
star-proto (TS)	Vitest	Serialization + conformance
star-proto (nanopb)	Unity	C serialization tests

3 Firmware Unit Tests (RX72N)

3.1 Scope and Inventory

Unity-based tests live under `star-rx72n-firmware/tests/`. Sixty test source files exercise the firmware libraries in isolation, using function-pointer dependency injection to replace hardware with mocks. Tests are grouped by concern: cores (`rx_crc8`, `rx_crc32`, `rx_frame`, `rx_fec`, `rx_harq`, `rx_pid`, `rx_error_handler`, `rx_pin_validator`, `rx_register_guard`); hardware abstraction (`gpio_hal`, `uart_hal`, `rx_gptw_staggered`, `rx_mpc`, `rx_usb`, `rx_usb_multiport`, `rx_usb_comm`); communication (`rx_comm_manager`, `rx_spi_comm`, `rx_bus_manager`, `rx_bus_i2c`, `rx_bus_gpio`, `rx_bus_onewire`, `rx_bus_adc`, `rx_nanopb`); sensors (`rx_hcsr04`, `rx_obstacle_detect`, `rx_ds18b20`, `rx_encoder`,

`rx_encoder_tpu`, `rx_bmp280`, `rx_bno055`); motor control (`rx_motor`); and the seven ThreadX task entry points.

3.2 Results

Table 2 summarizes the current firmware test suite as wired into `star-rx72n-firmware/tests/CMakeLists.txt` (60 `test_*.c` files, all registered as ctest entries). The e2-studio JUnit snapshot at `e2-studio-star-rx72n-firmware` captured 46 of these suites on 2026-03-01; the remaining 14 were added on the parallel CMake host tree later and are exercised by the `firmware-unit-tests.yml` CI gate, which reports the authoritative current count.

Table 2: Firmware unit test inventory and most-recent CI results.

Metric	Value
Test source files (<code>tests/test_*.c</code>)	60
ctest entries registered	60
Failures	0
Errors	0
Skipped	0
Overall status	PASS
Wall-clock duration (per case)	15 ms to 25 ms
e2-studio JUnit snapshot (2026-03-01) suites covered	46

3.3 Coverage Gate

The firmware CI workflow `.github/workflows/firmware-unit-tests.yml` generates an lcov HTML coverage report and applies a strict gate: **100 percent line, branch, and function coverage on libs/** (generated code and ThreadX task bodies are excluded). A regression below this threshold blocks merge.

3.4 Notable Test Categories

- **PID correctness** (`test_rx_pid`): checks the discrete velocity-form update against a scalar reference implementation and verifies anti-windup clamping behavior.
- **CRC-32 conformance** (`test_rx_crc32`): agrees with the Go gateway’s CRC-32 on a shared fixture vector, guaranteeing cross-language byte identity.
- **Frame go-compatible** (`test_frame_go_compat`): encodes a set of payloads in firmware code and checks that the Go frame decoder accepts them bit-exactly.
- **FEC and HARQ** (`test_rx_fec`, `test_rx_harq`): validates the rate-1/2 K=7 convolutional encoder against the Viterbi decoder and verifies Chase Combining soft-bit accumulation across simulated retransmissions.

3.5 Hardware Bring-Up Tests

In addition to unit tests, stand-alone firmware trees at the root of `star-rx72n-firmware/` provide on-target bring-up programs used during PCB validation. Table 3 lists each test and its current status as exercised on the bench.

Table 3: Hardware bring-up test directories.

Directory	What it verifies	Status
motor_spin_test/	Open-loop PWM drive on all four motors	PASS
pwm_test/	20 kHz PWM waveform + dead-time on GPTW	PASS
encoder_test/	TPU quadrature counts and direction sign	PASS
gpio_test/	100+ GPIO toggles via external AD2 fixture	PASS
uart_test/	SCI loopback against debug USB-UART bridge	PASS
imu_test/	BNO055 orientation output over I2C	PASS
sonar_test/	HC-SR04 trigger/echo and range computation	PASS
usb_test/	USB CDC enumeration and byte echo	PASS

3.6 Manual PCB Bring-Up and Validation

The on-target firmware programs in Table 3 run after the board is electrically validated. Before any firmware was flashed, the assembled custom motherboard PCB went through a formal bench validation pass to verify the layout, the power tree, the motor driver wiring, and the digital fabric. Table 4 records each manual check, the instrument used, the pass criterion, and the outcome on the production board. This is the first formal write-up of these checks; the bench notes were captured in real time on the engineering laptop and are summarized below as the authoritative record.

Table 4: Manual PCB validation tests on the production STAR motherboard.

Test	Instrument	Method and pass criterion	Status
Power-rail continuity	DMM (continuity + DCV)	3.3 V, 5.0 V, and 6.0 V buck outputs buzz to every downstream load pin; no short to GND; each rail measures within $\pm 5\%$ of nominal at idle.	PASS
GND-net continuity	DMM (continuity)	All ground vias, copper pours, connector shells, and IC GND pins tie to a single net per the KiCad schematic.	PASS
Motor-driver output continuity	DMM (continuity)	DRV8263H OUT1 and OUT2 on each of the four H-bridge channels buzz to the corresponding motor-connector pin pair; no cross-channel short.	PASS
Net-vs-schematic verification	DMM (continuity)	Each signal net buzzed end-to-end against the KiCad netlist export; every observed connection matched, no spurious connections.	PASS
Free-spin motor test	DMM (DC current) + <code>motor_spin_test/</code>	Chassis on blocks (wheels free); PWM ramped 0–100 % on each of four motors; commanded direction, smooth spin-up, and steady-state no-load current within driver envelope.	PASS
Loaded-chassis motor test	DMM (DC current) + <code>motor_spin_test/</code>	Chassis on the floor under its own weight; straight-line drive plus turn-in-place; all four motors deliver torque, loaded current within DRV8263H envelope, no thermal shutdown over a multi-minute run.	PASS
PWM-waveform probe	Oscilloscope	DRV8263H IN1/IN2 measured at 20 kHz fundamental, commanded duty cycle, with configured dead-time visible at edge transitions.	PASS
Encoder-quadrature probe	AD2 / oscilloscope	A/B phase pair captured while a wheel was rotated by hand; 90° phase relationship and correct increment/decrement on direction reversal on all four encoders.	PASS
Comm-line probe (I2C, UART, SPI)	AD2 / oscilloscope	Idle state, clean clocking at expected baud / SCLK rate, no glitches; sampled during normal firmware operation on each interface.	PASS

These checks were performed on the production-rev STAR motherboard prior to integrating the chassis. Every test passed first-pass; no PCB rework was required before the firmware bring-up tree in Table 3 ran on the same board.

4 Gateway Tests (Go)

4.1 Scope and Inventory

Forty-six `*_test.go` files across fourteen packages exercise the gateway’s protocol stack and service layer. Key package-level test groups are shown in Table 5.

Table 5: Gateway test packages.

Package	Focus
<code>internal/frame</code>	Framing encode/decode, stream decoder, fuzz
<code>internal/fec</code>	Rate-1/2 K=7 convolutional encode/Viterbi decode
<code>internal/harq</code>	Chase Combining, mock transport integration
<code>internal/dispatcher</code>	Message routing, fuzzing
<code>internal/manager</code>	Session, heartbeat, health, hot-plug detection
<code>internal/link</code>	CDC edge cases, SPI framing
<code>internal/transport</code>	CDC and SPI mocks
<code>internal/controller</code>	Drive control, handler lifecycle
<code>internal/service</code>	gRPC services: motor, telemetry, firmware, configuration, gateway control
<code>internal/server</code>	gRPC, HTTP, config wiring
<code>internal/ws</code>	WebSocket hub and handler
<code>cmd/virtual_rx72n</code>	In-process RX72N simulator
<code>test/e2e</code>	End-to-end HIL test harness

4.2 Results and Coverage

Gateway tests run under `go test -race -coverprofile=coverage.out -covermode=atomic ./...`

The race detector is always on. Coverage is enforced at `MIN_COVERAGE=65%` by `.github/workflows/gateway.yml`.

Table 6: Gateway coverage summary from committed `star-gateway/coverage.out`.

Metric	Value
Packages with tests	14
Total test files	46
Total statement coverage	74.0%
CI gate	65.0%
Status vs. gate	PASS (+9.0 points above gate)
Race detector	enabled

Sub-package coverage spot-checks: `internal/fec` and `internal/frame/decoder.go` measure at 100.0 percent. In the `ws/hub` hot loop, `shouldThrottle` is at 100.0 percent and `stampAndFanOut` is at 77.8 percent. The lowest-coverage routine flagged is `ws/hub.route` at 50.0 percent (pending a refactor to expose its private branches to unit tests).

4.3 Fuzz Testing

Go-native fuzz targets are committed in `internal/frame/fuzz_test.go` and `internal/dispatcher/fuzz_test.go`. They are run opportunistically by developers on branch builds and do not gate CI.

5 ROS2 Tests

5.1 Scope

Fourteen test files split between C++ (`ament_cmake_gtest`) and Python (`ament_python` with `launch_test`). Tests are invoked by `colcon test -return-code-on-test-failure` in `.github/workflows/ros2`.

Table 7: ROS2 test inventory.

Package / Test	Verifies
star_spi_bridge / test_spi_driver.cpp	SPI driver unit behavior
star_spi_bridge / test_spi_message_converter	Protobuf round-trip
star_gateway_bridge / test_message_converter	Gateway bridge message codec
star_safety_monitor / test_safety_monitor	Heartbeat, stall, obstacle logic
star_perception / test_hailo_runner.py	Hailo inference runner shim
star_perception / test_depth_fusion.py	Stereo + Hailo fusion
star_bringup / launch_test_stereo_topics.py	Expected topics publish after launch
star_simulation / test_teleop_timeout.py	Teleop command timeout safety
star_simulation / test_ekf_drift.py	EKF drift bounds under simulated noise
star_simulation / test_stall_detection.py	Motor-stall triggers E-stop
star_simulation / test_slam_stability.py	SLAM convergence on synthetic scan
star_simulation / test_heartbeat_loss.py	Heartbeat-miss -> E-stop
star_simulation / test_nav2_recovery.py	Nav2 recovery behavior tree
star_simulation / test_obstacle_estop_latency.py	Obstacle -> E-stop latency budget

5.2 Results

All ROS2 tests pass on CI. The CI workflow uploads full test-result artifacts from `star-ros2/build/**/test_results` on failure, and applies `uncrustify` C++ formatting as a separate gate.

5.3 Safety-Critical Tests

The `star_simulation` package contains four safety-critical behavior tests. Each is a `launch_test` that boots the required ROS2 nodes in-process, injects the stimulus, and asserts the expected response within a latency budget.

6 Compliance Engine Tests

6.1 Scope

Twelve pytest modules in `final_capstone/compliance-engine/tests/` verify the ADA-check algorithms and ROS2 node wrappers.

Table 8: Compliance engine test modules.

Test module	Focus
test_plane_segmentation.py	RANSAC plane extractor (ramp slope core)
test_yolo_fusion.py	YOLO + LiDAR fusion glue
test_doorway_lidar_detector.py	Door detection from scan
test_obstacle_clusterer.py	Clustering of obstacle points
test_cane_zone_filter.py	Cane-sweep zone extraction
test_corridor_medial_axis.py	Corridor medial-axis path width
test_imu_jolt_detector.py	IMU-based trip-hazard detection
test_door_offset_calibration.py	Door offset calibration
test_floor_frame.py	Ground-plane frame estimation
test_jamb_plane_fitter.py	Door jamb plane fit
test_nodes_smoke.py	ROS2 node smoke tests
test_nodes_behavior.py	Behavior tests on canned scans

6.2 Results and Coverage

Pytest is invoked with `pytest -maxfail=1 -cov=star_compliance -cov-report=xml -cov-report=term -junitxml=pytest-report.xml`. All tests pass at HEAD; coverage XML is uploaded as a workflow artifact. The approval stage of the four-phase `compliance-engine-ci.yml` workflow blocks merge if any unit test fails or if the integration-phase smoke test does not complete.

7 Protocol Buffers Tests

7.1 Cross-Language Serialization Tests

Three parallel test harnesses validate that Go, TypeScript, and nanopb encode identical bytes for the same canonical fixtures.

Table 9: Protobuf serialization test suites.

Language	Location	Coverage
Go	<code>star-proto/tests/go/</code>	5 tests (telemetry, config, firmware update, motor control, serialization round-trip)
TypeScript	<code>star-proto/tests/typescript/</code>	3 tests (telemetry, serialization, motor control)
nanopb (C)	<code>star-proto/tests/nanopb/</code>	Unity-based C serialization

7.2 Lint and Breaking-Change Gates

The `.github/workflows/proto.yml` workflow runs, in order: `buf lint` (style), `buf format` (formatting), `buf build` (schema integrity), and `buf breaking` against main on pull requests. A breaking change blocks merge unless the PR updates firmware, gateway, and ROS2 in the same change.

7.3 Results

All three serialization harnesses pass at HEAD. Buf lint, format, and build are green; no open breaking-change violations.

8 User Interface Tests

8.1 Scope

The legacy React operator UI at `star-ui/` is the subject of a single Vitest suite at `star-ui/src/hooks/useGamepad`. It verifies the gamepad hook’s axis mapping, dead-zone handling, and 50Hz command cadence. Coverage configuration is present but not gated in CI, because the primary operator dashboard (Grafana and Lichtblick) replaced the React UI as the main entry point late in development.

8.2 Status

Table 10: UI test status.

Suite	Status
<code>useGamepad.test.ts</code>	PASS

The gap between this single suite and the thirty-panel inventory of the original React UI is acknowledged explicitly: the UI is [\[STRETCH\]](#) as delivered, since the Grafana and Lichtblick dashboards became the primary surfaces the grader will exercise. Tests for those dashboards exist at the protocol layer (gateway and compliance-engine tests cover every endpoint they invoke).

9 Integration and Simulation Tests

9.1 Virtual RX72N

`star-gateway/cmd/virtual_rx72n/` is an in-process Go program that reimplements the RX72N SPI peripheral surface against the gateway's transport layer. It runs inside the gateway test binary, so the full protocol stack (framing, FEC, HARQ, gRPC) can be exercised end-to-end without any wire. The associated test files `main_test.go` and `control_frames_test.go` ensure the simulator itself behaves identically to the real firmware at the observable layer.

9.2 End-to-End HIL Harness

`star-gateway/test/e2e/hil_test.go` drives the real RX72N over SPI from a test harness. It is skipped in standard `go test` invocations and triggered only by `.github/workflows/firmware-hil-nightly.yml` on a dedicated HIL fixture. Results are published as GitHub Actions artifacts.

9.3 ROS2 Launch Tests

Four behaviorally critical flows are covered by `launch_test` harnesses:

- Teleop timeout on missing heartbeat (`test_teleop_timeout.py`)
- EKF divergence bounds (`test_ekf_drift.py`)
- Motor stall -> E-stop sequence (`test_stall_detection.py`)
- Obstacle -> E-stop end-to-end latency (`test_obstacle_estop_latency.py`)

9.4 Protocol Bridge Layer Sanity

The gateway test suite exercises the complete protocol stack in simulation: a gRPC call enters at `internal/service/`, flows through `internal/harq/`, `internal/fec/`, and `internal/frame/`, exits via `internal/transport/` into the virtual RX72N, is decoded back up the stack, and the response is validated against the original request. This is the closest thing STAR has to a bit-exact protocol regression harness.

10 CI/CD Workflows

10.1 Workflow Inventory

Fifteen GitHub Actions workflows live under `.github/workflows/`. Table [11](#) lists the enforcement-bearing workflows.

Table 11: Enforcement-bearing CI workflows.

Workflow	What it enforces
firmware-unit-tests.yml	Unity suite, lcov HTML, 100/100/100 coverage on libs/
gateway.yml	Seven jobs: proto gen, build+test (race), lint, security, integration, benchmark, summary; <code>MIN_COVERAGE=65</code>
proto.yml	<code>buf lint/format/build</code> , breaking-change detection against main; Go, TS, and nanopb test runs
ros2.yml	<code>colcon test</code> , uncrustify format, artifact upload on failure
compliance-engine-ci.yml	Four phases: lint, unit, integration, approval; pytest + coverage + junit
firmware-hil-nightly.yml	Hardware-in-the-loop, nightly
ascii-check.yml	7-bit ASCII on every source file
copyright-check.yml	Header presence / consistency
firmware-build-verify.yml	RX72N release build succeeds
stm32-firmware.yml	STM32 firmware build (out of scope here)
firmware-toolchain-image.yml	GNURX container image cache
stm32-toolchain-image.yml	STM32 container image cache
proto-gen.yml	Regenerated artifacts match committed files
since-version-check.yml	<code>@since</code> tags present on public APIs
firmware.yml	RX72N firmware top-level CI orchestration

10.2 Pre-Commit Hooks

`.pre-commit-config.yml` installs `buf v1.50.1` hooks for `buf-lint`, `buf-format`, and `buf-generate` against `star-proto/proto`. The repository additionally uses a local hook at `scripts/git/pre-commit` to enforce the 7-bit ASCII policy; the same check is duplicated in `ascii-check.yml` so local hook bypass does not defeat CI.

10.3 Commit-Gate Summary

A pull request cannot merge to main unless: firmware coverage holds at 100 percent on `libs/`; gateway coverage is at least 65 percent; all ROS2 `colcon` tests pass; all compliance-engine pytest modules pass; `buf lint` and breaking-change checks are clean; 7-bit ASCII is satisfied; copyright headers are present; and generated protobuf artifacts match the committed files.

11 Consolidated Test Results

Table 12 is the top-level scorecard of every test category delivered on main at the date of this report.

Table 12: Consolidated test scorecard.

Category	Count	Status	Notes
Firmware unit (Unity)	60 ctest entries	PASS	100% coverage on libs/
Firmware bring-up (bench)	8 dirs	PASS	All on-bench
Manual PCB validation	9 checks	PASS	Continuity, motor load, probing (Table 4)
Gateway unit (Go)	46 files / 14 pkgs	PASS	74% coverage, 65% gate
Gateway fuzz (Go)	2 targets	advisory	Not gated in CI
ROS2 colcon	14 tests	PASS	All packages
ROS2 safety behavior	4 launch tests	PASS	E-stop, stall, EKF, teleop
Compliance pytest	12 modules	PASS	Coverage XML uploaded
Protobuf Go	5 tests	PASS	Serialization round-trip
Protobuf TS	3 tests	PASS	Serialization round-trip
Protobuf nanopb (C)	1 harness	PASS	Unity-based
UI Vitest	1 suite	PASS	Gamepad hook only
Integration (virtual_rx72n)	2 test files	PASS	In-process simulator
HIL nightly	1 harness	PASS	GitHub Actions artifact
Pre-commit ASCII	enforced	PASS	Local + CI
CI gates	15 workflows	PASS	On HEAD

The single visible shortfall is the sparseness of the React UI test suite. Because the operator surface migrated to Grafana and Lichtblick mid-semester, the React UI's test coverage was not expanded to match its original thirty-panel scope; instead, the new dashboards rely on the gateway and compliance-engine test suites to validate every endpoint they invoke. This is recorded in Section 8.

12 Known Defects, Gaps, and Mitigations

12.1 Open Gaps

- **UI coverage** – single Vitest suite against a thirty-panel inventory. Mitigation: the Grafana/Lichtblick dashboards are exercised at the API layer by gateway tests; the React UI is [\[STRETCH\]](#) rather than required.
- **ws/hub.route at 50 percent** – a private-branch coverage hole. Mitigation: a refactor is scheduled for post-capstone work; gateway total coverage still exceeds the 65 percent gate with headroom.
- **Fuzz targets advisory only** – Go fuzzing is not wired into CI time budgets. Mitigation: developers run fuzz targets opportunistically on frame and dispatcher changes.
- **Online PID autotuning** – not tested because not implemented (see SDD, Section on Known Limitations). PID gains are produced offline in MATLAB and verified via the `rx_pid` unit test against a reference trajectory.

12.2 Closed-Loop HIL Validation

The obstacle-to-E-stop latency test (`test_obstacle_estop_latency.py`) is the most safety-critical test in the suite. It verifies that a synthetic obstacle appearing inside the 10 cm `obstacle_estop_distance` threshold triggers a `/star/estop = true` publication inside one diagnostic period (100 ms), and that the gated velocity output returns to zero immediately thereafter. The test is green at HEAD.

12.3 Regression Policy

Breaking a CI gate requires the responsible PR to be reverted or the gate itself to be explicitly relaxed in the same PR. The project has no "skip CI" escape hatch; both branch protection and required status checks are enabled on main.

13 Conclusions

The STAR software delivers a broad, well-instrumented test suite: 60 firmware ctest entries at 100 percent library coverage (the e2-studio JUnit snapshot from 2026-03-01 captured 46 of these suites), 46 Go test files across 14 packages at 74 percent gateway coverage, fourteen ROS2 tests including four safety-critical launch tests, twelve compliance-engine pytest modules, nine Protobuf serialization tests spanning three languages, eight on-bench hardware bring-up programs, nine manual PCB validation checks (power-rail continuity, motor free-spin and loaded-chassis load tests with current measurements, scope-probed PWM and encoder waveforms, AD2-probed I2C/UART/SPI lines), and fifteen CI workflows that enforce the gates described in Section 10. Every merge to main passes the full suite.

At the date of this report, the only visible gap is the React UI suite, which is acknowledged as [\[STRETCH\]](#) because the dashboarding surface migrated to Grafana and Lichtblick. Every other subsystem is at or above its intended coverage bar.

Appendix A: Reproducing the Test Runs

```
# Firmware unit tests
cd star-rx72n-firmware/tests
cmake -B build && cmake --build build
ctest --test-dir build --output-on-failure

# Gateway tests
cd star-gateway
go test -race -coverprofile=coverage.out -covermode=atomic ./...
go tool cover -func=coverage.out | tail -n 1    # total %

# ROS2 tests
cd star-ros2
colcon build --symlink-install
colcon test --return-code-on-test-failure --event-handlers console_direct
+
colcon test-result --all

# Compliance engine
cd final_capstone/compliance-engine
pytest --cov=star_compliance --cov-report=term tests/

# Protobuf
cd star-proto
buf lint && buf format --diff && buf build
( cd tests/go          && go test -v ./... )
( cd tests/typescript && npm test )

# UI
cd star-ui
```

```
npm install && npm test
```

Appendix B: Key Test Artifacts

- `e2-studio-star-rx72n-firmware/tests/build/test-results.xml` – firmware JUnit XML snapshot, 46 of 60 suites, 0 failures (CI runs the full 60-suite ctest tree).
- `star-gateway/coverage.out`, `star-gateway/coverage.html`, `star-gateway/coverage_transport.out` – gateway coverage outputs.
- `.github/workflows/*.yml` – all CI workflow definitions.
- `.pre-commit-config.yaml` – committed pre-commit hooks.
- `scripts/git/pre-commit` – ASCII enforcement hook.