

1. Project Information

Project Name: fucku

Output Date: 2026.02.08

2. Board Settings

Selected Board: Custom User Board

Selected Device: R5F572NNHxFB (ROM size: 4MB, RAM size: 1MB, Pin count: 144)

3. Clock Settings

The table below shows the board input clock values:

Clock Source	Source Frequency
Main clock	24 MHz
Sub-clock	-

The table below shows the configured clock values:

Clock Source	Source Frequency
FlashIF clock (FCLK)	60 MHz
System clock (ICLK)	240 MHz
Peripheral module clock (PCLKA)	120 MHz
Peripheral module clock (PCLKB)	60 MHz
Peripheral module clock (PCLKC)	60 MHz
Peripheral module clock (PCLKD)	60 MHz
External bus clock (BCLK)	80 MHz
External bus clock pin (BCLK pin)	-
SDRAM clock (SDCLK)	-
USB clock (UCLK)/CACUCLK	48 MHz
CLKOUT25M/CACCLKOUT25M	25 MHz
CLKOUT pin	-
IWDTCLK/CACILCLK	-
CACLCLK	-
CACHCLK	-
CACSCLK	-
RTCSCLK	-
CANMCLK/CACMCLK	24 MHz

The table below shows configured macro definitions:

Macro definition	Value
BSP_CFG_MAIN_CLOCK_OSCILLATE_ENABLE	1
BSP_CFG_SUB_CLOCK_OSCILLATE_ENABLE	0

Macro definition	Value
BSP_CFG_HOCO_OSCILLATE_ENABLE	0
BSP_CFG_LOCO_OSCILLATE_ENABLE	0
BSP_CFG_IWDT_CLOCK_OSCILLATE_ENABLE	0
BSP_CFG_MCU_VCC_MV	3300
BSP_CFG_XTAL_HZ	24000000
BSP_CFG_MOSC_WAIT_TIME	0x53
BSP_CFG_MAIN_CLOCK_SOURCE	0
BSP_CFG_SOSC_WAIT_TIME	0x21
BSP_CFG_SOSC_DRV_CAP	0
BSP_CFG_HOCO_FREQUENCY	0
BSP_CFG_PLL_SRC	0
BSP_CFG_PLL_DIV	1
BSP_CFG_PLL_MUL	10.0
BSP_CFG_PPLL_DIV	3
BSP_CFG_PPLL_MUL	25.0
BSP_CFG_PPLCK_DIV	2
BSP_CFG_CLOCK_SOURCE	4
BSP_CFG_CLKOUT_SOURCE	2
BSP_CFG_USB_CLOCK_SOURCE	2
BSP_CFG_PHY_CLOCK_SOURCE	1
BSP_CFG_FCK_DIV	4
BSP_CFG_ICK_DIV	1
BSP_CFG_PCKA_DIV	2
BSP_CFG_PCKB_DIV	4
BSP_CFG_PCKC_DIV	4
BSP_CFG_PCKD_DIV	4
BSP_CFG_UCK_DIV	5
BSP_CFG_BCK_DIV	3
BSP_CFG_CLKOUT_DIV	0
BSP_CFG_CLKOUT_OUTPUT	0
BSP_CFG_BCLK_OUTPUT	0
BSP_CFG_SDCLK_OUTPUT	0

4. System Settings

4.1. On-chip debug setting

Setting name	Value
Debug interface setting	JTAG

5. Software Component Settings

5.1. r_bsp

Version: 7.70

Setting name	Value
User stack setting	2 stacks
User stack size	0x1000
Interrupt stack size	0x400
Heap size	0x400
Initializes C input and output library functions	Disable
Enable user stdio charget function	Use BSP charget() function
User stdio charget function name	my_sw_charget_function
Enable user stdio charput function	Use BSP charput() function
User stdio charput function name	my_sw_charput_function
Processor Mode	Stay in Supervisor mode
ID code 1	0xFFFFFFFF
ID code 2	0xFFFFFFFF
ID code 3	0xFFFFFFFF
ID code 4	0xFFFFFFFF
Serial programmer conection select	Enabled
ROM Cache Enable Register	Enabled
TMEF - TM Enable Flag Register	0xFFFFFFFF
FAW - Flash Access Window Setting Register	0xFFFFFFFF
ROMCODE - ROM Code Protection Register	0xFFFFFFFF
Select the startup bank	Bank 1: FFC00000h~FFDFFFFFFh; Bank 0: FFE00000h~FFFFFFFFh.
Lock function select	Use default locking (non-RTOS)
Lock function type	bsp_lock_t
HW lock function name	my_hw_locking_function
HW unlock function name	my_hw_unlocking_function
SW lock function name	my_sw_locking_function
SW unlock function name	my_sw_unlocking_function
Enable user warm start callback (PRE)	Unused
User warm start callback function name (PRE)	my_sw_warmstart_prec_function
Enable user warm start callback (POST)	Unused
User warm start callback function name (POST)	my_sw_warmstart_postc_function
Parameter checking	Enabled
Extended Bus Master 1st Priority Selection	GLCDC graphics 1 data read
Extended Bus Master 2nd Priority Selection	GLCDC graphics 2 data read
Extended Bus Master 3rd Priority Selection	DRW2D texture data read
Extended Bus Master 4th Priority Selection	DRW2D frame buffer data read write and display list data read
Extended Bus Master 5th Priority Selection	EDMAC
Non-cacheable area 0 select	Disabled
Non-cacheable area 0 start address	0xFFE00000
Non-cacheable area 0 size	16 bytes
IF non-cacheable area select (non-cacheable area 0)	IF cache enabled
OA non-cacheable area select (non-cacheable area 0)	OA cache enabled
DM non-cacheable area select (non-cacheable area 0)	DM cache enabled

Setting name	Value
Non-cacheable area 1 select	Disabled
Non-cacheable area 1 start address	0xFFE00000
Non-cacheable area 1 size	16 bytes
IF non-cacheable area select (non-cacheable area 1)	IF cache enabled
OA non-cacheable area select (non-cacheable area 1)	OA cache enabled
DM non-cacheable area select (non-cacheable area 1)	DM cache enabled
Interrupt Priority Level When FIT Module Interrupts Are Disabled	Priority level 15 (highest)
Software Interrupt Unit1 (SWINT1)	Unused
Software Interrupt Unit2 (SWINT2)	Unused
Software Interrupt Task Buffer Number	8
Initial value of the software interrupt priority.	Priority level 1
Serial terminal select	Disabled
Channel for serial terminal	Channel 9
Bitrate for serial terminal	115200
Interrupt priority for serial terminal	Priority level 15 (highest)
Select whether to enable bus priority initialization.	Disabled
Select the priority order for memory bus 1 (RAM) and memory bus 3 (expansion RAM/ECCRAM).	Fixed
Select the priority order for memory bus 2 (code flash memory).	Fixed
Select the priority order for internal peripheral bus 1.	Fixed
Select the priority order for internal peripheral buses 2 and 3.	Fixed
Select the priority order for internal peripheral buses 4 and 5.	Fixed
Select the priority order for internal peripheral bus 6.	Fixed
Select the priority order for the external bus.	Fixed
Select whether it is bootloader project.	Not bootloader project
Select the low-level interface functions for standard Input/Output.	Enabled
Select the low-level interface functions for memory management.	Enabled
Select the low-level interface functions for the reentrant library.	Enabled
Select whether to use user function for the exclusive control of wait_sem and signal_sem.	Use default exclusive control
Name of the function that disables interrupts for wait_sem and signal_sem	my_enter_critical_function
Name of the function that enables interrupts for wait_sem and signal_sem	my_exit_critical_function

5.2. Config_PORT

Component: Ports

Use status: Used

Project configurations

Version: 2.4.1

Common settings:

Setting name	Value
Handling of all unused pins	Keep as current

PORT0:

Setting name	Value
Port0 Enable	Disable

PORT1:

Setting name	Value
Port1 Enable	Disable

PORT2:

Setting name	Value
Port2 Enable	Disable

PORT3:

Setting name	Value
Port3 Enable	Disable

PORT4:

Setting name	Value
Port4 Enable	Disable

PORT5:

Setting name	Value
Port5 Enable	Disable

PORT6:

Setting name	Value
Port6 Enable	Disable

PORT7:

Setting name	Value
Port7 Enable	Disable

PORT8:

Setting name	Value
Port8 Enable	Disable

PORT9:

Setting name	Value
Port9 Enable	Disable

PORTA:

Setting name	Value
PortA Enable	Disable

PORTB:

Setting name	Value
PortB Enable	Disable

PORTC:

Setting name	Value
PortC Enable	Disable

PORTD:

Setting name	Value
PortD Enable	Disable

PORTE:

Setting name	Value
PortE Enable	Disable

PORTF:

Setting name	Value
PortF Enable	Disable

PORTJ:

Setting name	Value
PortJ Enable	Disable

6. Board Pin Information

Not configured.

7. Interrupt Settings

Not configured.

8. Pin Settings

8.1. Pin Number

Pin Number	Pin Name	Function	Direction	Remarks	Symbolic Name	Comments
1	AVSS0	AVSS0	-	Read only	-	
2	P05/SSILRCK1/IRQ13/DA1	Not assigned	None			
3	AVCC1	AVCC1	-	Read only	-	
4	P03/SSIDATA1/IRQ11/DA0	Not assigned	None			
5	AVSS1	AVSS1	-	Read only	-	
6	P02/TMC11/SCK6/SSIBCK1/IRQ10/AN120	Not assigned	None			
7	P01/TMC10/RXD6/SMISO6/SSCL6/SSIBCK0/IRQ9/AN119	Not assigned	None			
8	P00/TMRI0/TXD6/SMOSI6/SSDA6/AUDIO_CLK/IRQ8/AN118	Not assigned	None			
9	PF5/WAIT#/SSILRCK0/IRQ4	Not assigned	None			
10	EMLE	EMLE	I		-	
11	PJ5/POE8#/CTS2#/RTS2#/SS2#/SSIRXD0/EPLSOUT0	Not assigned	None			
12	VSS	VSS	-	Read only	-	
13	PJ3/EDACK1/MTIOC3C/CTS6#/RTS6#/SS6#/CTS0#/RTS0#/SS0#/SSITXD0/ET0_EXOUT	Not assigned	None			
14	VCL	VCL	-	Read only	-	
15	VBATT	VBATT	-	Read only	-	
16	MD/FINED	Not assigned	None		-	
17	XCIN	Not assigned	None		-	
18	XCOUT	Not assigned	None		-	
19	RES#	Not assigned	None		-	
20	P37/XTAL	XTAL	O			
21	VSS	VSS	-	Read only	-	
22	P36/EXTAL	EXTAL	I			
23	VCC	VCC	-	Read only	-	
24	P35/UPSEL/NMI	Not assigned	None			
25	P34/TRST#/MTIOC0A/TMC13/PO12/POE10#/SCK6/SCK0/ET0_LIN KSTA/IRQ4	TRST#	I			
26	P33/EDREQ1/MTIOC0D/TIOCD0/TMRI3/PO11/POE4#/POE11#/RXD6/SMISO6/SSCL6/RXD0/SMISO0/SSCL0/CRX0/PCKO/IRQ3	Not assigned	None			
27	P32/MTIOC0C/TIOCC0/TMO3/PO10/RTCIC2/RTCOUT/POE0#/POE10#/TXD6/SMOSI6/SSDA6/TXD0/SMOSI0/SSDA0/CTX0/USB0_VBUSEN/VSYNC/IRQ2	Not assigned	None			

Pin Number	Pin Name	Function	Direction	Remarks	Symbolic Name	Comments
28	P31/TMS/MTIOC4D/TMCI2/PO9/RTCIC1/CTS1#/RTS1#/SS1#/SSLB0-A/ET1_MDC/PMGI1_MDC/IRQ1	TMS	I			
29	P30/TDI/MTIOC4B/TMRI3/PO8/RTCIC0/POE8#/RXD1/SMISO1/SSCL1/MISOB-A/ET1_MDIO/PMGI1_MDIO/IRQ0	TDI	I			
30	P27/TCK/CS7#/MTIOC2B/TMCI3/PO7/SCK1/RSPCKB-A/ET1_WO L	TCK	I			
31	P26/TDO/CS6#/MTIOC2A/TMO1/PO6/TXD1/SMOSI1/SSDA1/CTS3#/RTS3#/SS3#/MOSIB-A/ET1_EXOUT	TDO	O			
32	P25/CLKOUT/CS5#/EDACK1/MTIOC4C/MTCLKB/TIOCA4/PO5/RXD3/SMISO3/SSCL3/SSIDATA1/SDHI_CD/HSYNC/ADTRG0#	Not assigned	None			
33	P24/CS4#/EDREQ1/MTIOC4A/MTCLKA/TIOCB4/TMRI1/PO4/SCK3/USB0_VBUSEN/SSIBCK1/SDHI_WP/PIXCLK	Not assigned	None			
34	P23/EDACK0/MTIOC3D/MTCLKD/TIOCD3/PO3/GTIOC0A/TXD3/SMOSI3/SSDA3/CTS0#/RTS0#/SS0#/CTX1/SSIBCK0/SDHI_D1-C/PIXD7	Not assigned	None			
35	P22/EDREQ0/MTIOC3B/MTCLKC/TIOCC3/TMO0/PO2/GTIOC1A/SCK0/USB0_OVRCURB/AUDIO_CLK/SDHI_D0-C/PIXD6	Not assigned	None			
36	P21/MTIOC1B/MTIOC4A/TIOCA3/TMCI0/PO1/GTIOC2A/RXD0/SMISO0/SSCL0/SCL1/USB0_EXICEN/SSILRCK0/SDHI_CLK-C/PIXD5/IRQ9	Not assigned	None			
37	P20/MTIOC1A/TIOCB3/TMRI0/PO0/TXD0/SMOSI0/SSDA0/SDA1/USB0_ID/SSIRXD0/SDHI_CMD-C/PIXD4/IRQ8	Not assigned	None			
38	P17/MTIOC3A/MTIOC3B/MTIOC4B/TIOCB0/TCLKD/TMO1/PO15/POE8#/GTIOC0B/SCK1/TXD3/SMOSI3/SSDA3/SDA2/SSITXD0/EPLSOUT0/SDHI_D3-C/PIXD3/IRQ7/ADTRG1#	Not assigned	None			

Pin Number	Pin Name	Function	Direction	Remarks	Symbolic Name	Comments
39	P87/MTIOC4C/TIOCA2/GTIOC1B/SMOSI10/SSDA10/TXD10/EPLS OUT1/SDHI_D2-C/PIXD2	Not assigned	None			
40	P16/MTIOC3C/MTIOC3D/TIOCB1/TCLKC/TMO2/PO14/RTCOUT/TXD1/SMOSI1/SSDA1/RXD3/SMISO3/SSCL3/SCL2/USB0_VBUSN/USB0_VBUS/USB0_OVRCURB/IRQ6/ADTRG0#	Not assigned	None			
41	P86/MTIOC4D/TIOCA0/GTIOC2B/SMISO10/SSCL10/RXD10/PIXD1	Not assigned	None			
42	P15/MTIOC0B/MTCLKB/TIOCB2/TCLKB/TMCI2/PO13/GTETRGA/RXD1/SMISO1/SSCL1/SCK3/CRX1/SSILRCK1/PIXD0/IRQ5	Not assigned	None			
43	P14/MTIOC3A/MTCLKA/TIOCB5/TCLKA/TMRI2/PO15/GTETRGD/CTS1#/RTS1#/SS1#/CTX1/USB0_OVRCURA/IRQ4	Not assigned	None			
44	P13/MTIOC0B/TIOCA5/TMO3/PO13/GTADSM1/TXD2/SMOSI2/SSDA2/SDA0/IRQ3/ADTRG1#	Not assigned	None			
45	P12/TMCI1/GTADSM0/RXD2/SMISO2/SSCL2/SCL0/IRQ2	Not assigned	None			
46	VCC_USB	VCC_USB	-	Read only	-	
47	USB0_DM	Not assigned	None		-	
48	USB0_DP	Not assigned	None		-	
49	VSS_USB	VSS_USB	-	Read only	-	
50	P56/CLKOUT25M/EDACK1/MTIOC3C/TIOCA1/SCK7	Not assigned	None			
51	P55/TRDATA3/D0/WAIT#/EDREQ0/MTIOC4D/TMO3/TXD7/SMOSI7/SSDA7/CRX1/ET0_EXOUT/IRQ10	Not assigned	None			
52	P54/TRDATA2/ALE/D1/EDACK0/MTIOC4B/TMCI1/CTS2#/RTS2#/SS2#/CTX1/ET0_LINKSTA	Not assigned	None			
53	P53/BCLK	Not assigned	None			
54	P52/RD#/RXD2/SMISO2/SSCL2/SSLB3-A	Not assigned	None			
55	P51/WR1#/BC1#/WAIT#/SCK2/SSLB2-A	Not assigned	None			
56	P50/WR0#/WR#/TXD2/SMOSI2/SSDA2/SSLB1-A	Not assigned	None			
57	VSS	VSS	-	Read only	-	

Pin Number	Pin Name	Function	Direction	Remarks	Symbolic Name	Comments
58	P83/TRCLK/EDACK1/MTIOC4C/GTIOC0A/SCK10/SS10#/CTS10#/ET0_CRS/RMII0_CRS_DV	Not assigned	None			
59	VCC	VCC	-	Read only	-	
60	PC7/UB/A23/CS0#/MTIOC3A/MTCLKB/TMO2/PO31/TOC0/CACREFF/GTIOC3A/TXD8/SMOSI8/SSDA8/SMOSI10/SSDA10/TXD10/MISOA-A/ET0_COL/MMC_D7-A/IRQ14	Not assigned	None			
61	PC6/D2/A22/CS1#/MTIOC3C/MTCLKA/TMCI2/PO30/TIC0/GTIOC3B/RXD8/SMISO8/SSCL8/SMISO10/SSCL10/RXD10/MOSIA-A/ET0_ETXD3/MMC_D6-A/IRQ13	Not assigned	None			
62	PC5/D3/A21/CS2#/WAIT#/MTIOC3B/MTCLKD/TMRI2/PO29/GTIOC1A/SCK8/RTS8#/SCK10/RSPCKA-A/ET0_ETXD2/MMC_D5-A	Not assigned	None			
63	P82/TRSYNC/EDREQ1/MTIOC4A/PO28/GTIOC2A/SMOSI10/SSDA10/TXD10/ET0_ETXD1/RMII0_TXD1/MMC_D4-A	Not assigned	None			
64	P81/TRDATA1/EDACK0/MTIOC3D/PO27/GTIOC0B/SMISO10/SSCL10/RXD10/ET0_ETXD0/RMII0_TXD0/QIO3-A/SDHI_CD/MMC_D3-A	Not assigned	None			
65	P80/TRDATA0/EDREQ0/MTIOC3B/PO26/SCK10/RTS10#/ET0_TX_EN/RMII0_TXD_EN/QIO2-A/SDHI_WP/MMC_D2-A	Not assigned	None			
66	PC4/A20/CS3#/MTIOC3D/MTCLKC/TMCI1/PO25/POE0#/GTETRG/SCK5/CTS8#/SS8#/SS10#/CTS10#/RTS10#/SSLA0-A/ET0_TX_CLK/QMI-A/QIO1-A/SDHI_D1-A/MMC_D1-A	Not assigned	None			
67	PC3/A19/MTIOC4D/TCLKB/PO24/GTIOC1B/TXD5/SMOSI5/SSDA5/ET0_TX_ER/QMO-A/QIO0-A/SDHI_D0-A/MMC_D0-A	Not assigned	None			
68	P77/TRDATA7/CS7#/PO23/SMOSI11/SSDA11/TXD11/ET0_RX_ER/RMII0_RX_ER/QSPCLK-A/SDHI_CLK-A/MMC_CLK-A	Not assigned	None			

Pin Number	Pin Name	Function	Direction	Remarks	Symbolic Name	Comments
69	P76/TRDATA6/CS6#/PO22/SMIS011/SSCL11/RXD11/ET0_RX_CLK/REF50CK0/QSSL-A/SDHI_CMD-A/MMC_CMD-A	Not assigned	None			
70	PC2/A18/MTIOC4B/TCLKA/PO21/GTIOC2B/RXD5/SMISO5/SSCL5/SSLA3-A/ET0_RX_DV/SDHI_D3-A/MMC_CD-A	Not assigned	None			
71	P75/TRSYNC1/CS5#/PO20/SCK11/RTS11#/ET0_ERXD0/RMII0_RXD0/SDHI_D2-A/MMC_RES#-A	Not assigned	None			
72	P74/TRDATA5/A20/CS4#/PO19/SS11#/CTS11#/ET0_ERXD1/RMII0_RXD1	Not assigned	None			
73	PC1/A17/MTIOC3A/TCLKD/PO18/SCK5/SSLA2-A/ET0_ERXD2/IRQ12	Not assigned	None			
74	VCC	VCC	-	Read only	-	
75	PC0/A16/MTIOC3C/TCLKC/PO17/CTS5#/RTS5#/SS5#/SSLA1-A/ET0_ERXD3/IRQ14	Not assigned	None			
76	VSS	VSS	-	Read only	-	
77	P73/TRDATA4/CS3#/PO16/ET0_WOL	Not assigned	None			
78	PB7/A15/MTIOC3B/TIOCB5/PO31/TXD9/SMOSI9/SSDA9/SMOSI11/SSDA11/TXD11/ET0_CRS/RMII0_CRS_DV	Not assigned	None			
79	PB6/A14/MTIOC3D/TIOCA5/PO30/RXD9/SMISO9/SSCL9/SMISO11/SSCL11/RXD11/ET0_ETXD1/RMII0_TXD1	Not assigned	None			
80	PB5/A13/MTIOC2A/MTIOC1B/TIOCB4/TMRI1/PO29/POE4#/SCK9/RTS9#/SCK11/ET0_ETXD0/RMII0_TXD0/LCD_CLK-B	Not assigned	None			
81	PB4/A12/TIOCA4/PO28/CTS9#/SS9#/SS11#/CTS11#/RTS11#/ET0_TX_EN/RMII0_TXD_EN/LCD_TCON0-B	Not assigned	None			
82	PB3/A11/MTIOC0A/MTIOC4A/TIOCD3/TCLKD/TMO0/PO27/POE11#/SCK4/SCK6/ET0_RX_ER/RMII0_RX_ER/LCD_TCON1-B	Not assigned	None			
83	PB2/A10/TIOCC3/TCLKC/PO26/CTS4#/RTS4#/SS4#/CTS6#/RTS6#/SS6#/ET0_RX_CLK/REF50CK0/LCD_TCON2-B	Not assigned	None			

Pin Number	Pin Name	Function	Direction	Remarks	Symbolic Name	Comments
84	PB1/A9/MTIOC0C/MTIOC4C/TIOCB3/TMCIO/PO25/TXD4/SMOSI4/SSDA4/TXD6/SMOSI6/SSDA6/ET0_ERXD0/RMII0_RXD0/LCD_TCON3-B/IRQ4	Not assigned	None			
85	P72/A19/CS2#/ET0_MDC/PMGIO_MDC	Not assigned	None			
86	P71/A18/CS1#/ET0_MDIO/PMGIO_MDIO	Not assigned	None			
87	PB0/A8/MTIC5W/TIOCA3/PO24/RXD4/SMISO4/SSCL4/RXD6/SMISO6/SSCL6/ET0_ERXD1/RMII0_RXD1/LCD_DATA0-B/IRQ12	Not assigned	None			
88	PA7/A7/TIOCB2/PO23/MISOA-B/ET0_WOL/LCD_DATA1-B	Not assigned	None			
89	PA6/A6/MTIC5V/MTCLKB/TIOCA2/TMCIO3/PO22/POE10#/GTETRGB/CTS5#/RTS5#/SS5#/MOSIA-B/ET0_EXOUT/LCD_DATA2-B	Not assigned	None			
90	PA5/A5/MTIOC6B/TIOCB1/PO21/GTIOC0A/RSPCKA-B/ET0_LINKSTA/LCD_DATA3-B	Not assigned	None			
91	VCC	VCC	-	Read only	-	
92	PA4/A4/MTIC5U/MTCLKA/TIOCA1/TMRI0/PO20/TXD5/SMOSI5/SSDA5/SSLA0-B/ET0_MDC/PMGIO_MDC/LCD_DATA4-B/IRQ5	Not assigned	None			
93	VSS	VSS	-	Read only	-	
94	PA3/A3/MTIOC0D/MTCLKD/TIOCD0/TCLKB/PO19/RXD5/SMISO5/SSCL5/ET0_MDIO/PMGIO_MDIO/LCD_DATA5-B/IRQ6	Not assigned	None			
95	PA2/A2/MTIOC7A/PO18/GTIOC1A/RXD5/SMISO5/SSCL5/SSLA3-B/LCD_DATA6-B	Not assigned	None			
96	PA1/A1/MTIOC0B/MTCLKC/MTIOC7B/TIOCB0/PO17/GTIOC2A/SCK5/SSLA2-B/ET0_WOL/LCD_DATA7-B/IRQ11	Not assigned	None			
97	PA0/BC0#/A0/MTIOC4A/MTIOC6D/TIOCA0/PO16/CACREF/GTIOC0B/SSLA1-B/ET0_TX_EN/RMII0_TXD_EN/LCD_DATA8-B	Not assigned	None			
98	P67/DQM1/CS7#/MTIOC7C/GTIOC1B/CRX2/EPLSOUT1/IRQ15	Not assigned	None			
99	P66/DQM0/CS6#/MTIOC7D/GTIOC2B/CTX2	Not assigned	None			
100	P65/CKE/CS5#	Not assigned	None			

Pin Number	Pin Name	Function	Direction	Remarks	Symbolic Name	Comments
101	PE7/D15/D7/MTIOC6A/TOC1/GTIOC3A/MISOB-B/SDHI_WP/MMC_RES#-B/LCD_DATA9-B/IRQ7/AN105	Not assigned	None			
102	PE6/D14/D6/MTIOC6C/TIC1/GTIOC3B/MOSIB-B/SDHI_CD/MMC_CD-B/LCD_DATA10-B/IRQ6/AN104	Not assigned	None			
103	VCC	VCC	-	Read only	-	
104	P70/SDCLK	Not assigned	None			
105	VSS	VSS	-	Read only	-	
106	PE5/D13/D5/MTIOC4C/MTIOC2B/GTIOC0A/RSPCKB-B/ET0_RX_CLK/REF50CK0/LCD_DATA11-B/IRQ5/AN103	Not assigned	None			
107	PE4/D12/D4/MTIOC4D/MTIOC1A/PO28/GTIOC1A/SSLB0-B/ET0_ERXD2/LCD_DATA12-B/AN102	Not assigned	None			
108	PE3/D11/D3/MTIOC4B/PO26/TOC3/POE8#/GTIOC2A/CTS12#/RTS12#/SS12#/ET0_ERXD3/MMC_D7-B/LCD_DATA13-B/AN101	Not assigned	None			
109	PE2/D10/D2/MTIOC4A/PO23/TIC3/GTIOC0B/RXD12/SMISO12/SSCL12/RXDX12/SSLB3-B/MMC_D6-B/LCD_DATA14-B/IRQ7/AN100	Not assigned	None			
110	PE1/D9/D1/MTIOC4C/MTIOC3B/PO18/GTIOC1B/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/SSLB2-B/MMC_D5-B/LCD_DATA15-B/ANEX1	Not assigned	None			
111	PE0/D8/D0/MTIOC3D/GTIOC2B/SCK12/SSLB1-B/MMC_D4-B/LCD_DATA16-B/ANEX0	Not assigned	None			
112	P64/WE#/D3/CS4#/RMII1_TXD0	Not assigned	None			
113	P63/CAS#/D2/CS3#/RMII1_TXD1	Not assigned	None			
114	P62/RAS#/D1/CS2#/RMII1_RXD0	Not assigned	None			
115	P61/SDCS#/D0/CS1#/RMII1_RXD1	Not assigned	None			
116	VSS	VSS	-	Read only	-	
117	P60/CS0#/RMII1_TXD_EN	Not assigned	None			
118	VCC	VCC	-	Read only	-	
119	PD7/D7/MTIC5U/POE0#/SSLC3-A/RMII1_RX_ER/QMI-B/QIO1-B/SDHI_D1-B/MMC_D1-B/LCD_DATA17-B/IRQ7/AN107	Not assigned	None			

Pin Number	Pin Name	Function	Direction	Remarks	Symbolic Name	Comments
120	PD6/D6/MTIOC5V/MTIOC8A/POE4 #/SSLC2-A/REF50CK1/QMO-B/Q IO0-B/SDHI_D0-B/MMC_D0-B/LC D_DATA18-B/IRQ6/AN106	Not assigned	None			
121	PD5/D5/MTIOC5W/MTIOC8C/MTC LKA/POE10#/SSLC1-A/ET1_MD C/PMGI1_MDC/QSPCLK-B/SDHI _CLK-B/MMC_CLK-B/LCD_DATA 19-B/IRQ5/AN113	Not assigned	None			
122	PD4/D4/MTIOC8B/POE11#/SSLC 0-A/ET1_MDIO/PMGI1_MDIO/QS SL-B/SDHI_CMD-B/MMC_CMD- B/LCD_DATA20-B/IRQ4/AN112	Not assigned	None			
123	PD3/D3/MTIOC8D/TOC2/POE8#/ GTIOC0A/RSPCKC-A/ET1_WOL/ QIO3-B/SDHI_D3-B/MMC_D3-B/ LCD_DATA21-B/IRQ3/AN111	Not assigned	None			
124	PD2/D2/MTIOC4D/TIC2/GTIOC0 B/MISOC-A/CRX0/ET1_EXOUT/ QIO2-B/SDHI_D2-B/MMC_D2-B/ LCD_DATA22-B/IRQ2/AN110	Not assigned	None			
125	PD1/D1/MTIOC4B/POE0#/GTIOC 1A/MOSIC-A/CTX0/LCD_DATA2 3-B/IRQ1/AN109	Not assigned	None			
126	PD0/D0/POE4#/GTIOC1B/LCD_E XTCLK-B/IRQ0/AN108	Not assigned	None			
127	P93/A19/POE0#/CTS7#/RTS7#/S S7#/ET1_LINKSTA/AN117	Not assigned	None			
128	P92/A18/POE4#/RXD7/SMISO7/ SSCL7/RMII1_CRS_DV/AN116	Not assigned	None			
129	P91/A17/SCK7/AN115	Not assigned	None			
130	VSS	VSS	-	Read only	-	
131	P90/A16/TXD7/SMOSI7/SSDA7/ AN114	Not assigned	None			
132	VCC	VCC	-	Read only	-	
133	P47/IRQ15/AN007	Not assigned	None			
134	P46/IRQ14/AN006	Not assigned	None			
135	P45/IRQ13/AN005	Not assigned	None			
136	P44/IRQ12/AN004	Not assigned	None			
137	P43/IRQ11/AN003	Not assigned	None			
138	P42/IRQ10/AN002	Not assigned	None			
139	P41/IRQ9/AN001	Not assigned	None			
140	VREFL0	VREFL0	-	Read only	-	
141	P40/IRQ8/AN000	Not assigned	None			
142	VREFH0	VREFH0	-	Read only	-	
143	AVCC0	AVCC0	-	Read only	-	
144	P07/IRQ15/ADTRG0#	Not assigned	None			

