

STAR Robot Control System

Comprehensive Technical Documentation

Complete Reference for Software Engineers

Version 1.0
December 2025

STAR Development Team
Locked Inc.

Contents

1	Nanopb (Protobuf) Protocol with HARQ and CRC for SPI Communication	2
1.1	Executive Summary	2
1.1.1	Control Loop Frequency Rationale	2
1.2	Key Design Decisions	3
1.2.1	Protocol Stack	3
1.2.2	Byte Order and Standards Compliance	3
1.2.3	CRC - 32 Implementation	4
1.2.4	Memory Budget	5
1.3	Implementation Requirements	6
1.3.1	Protocol Stack Architecture	6
1.3.2	RX72N(SPI Peripheral) Implementation	6
1.3.3	RPi5(SPI Controller) Implementation	8
1.3.4	HARQ Symmetry and State Management	8
1.3.5	Example Transaction : RPi5 Sends Velocity Command	9
1.4	HARQ Communication Flow	10
1.4.1	Normal Operation(No Retransmission)	10
1.4.2	Error Recovery Scenarios	11
1.5	Error Handling Strategies	12
2	Protocol Buffer Schema Architecture	13
2.1	Architecture Overview	13
2.2	Service Specifications	13
2.2.1	MotorControlService	13
2.2.2	TelemetryService	14
2.2.3	BatteryManagementService	15
2.2.4	ConfigurationService	15
2.3	common.proto– Shared Types	16
2.4	Code Generation and Integration	16
3	Hardware Pin Connections	17
3.1	RX72N Microcontroller Pinout – 144-Pin LQFP (R5F572NNHxFB)	17
3.2	Motor Control Architecture	22
3.2.1	GPTW vs MTU Selection for PWM Generation	22
3.2.2	Pin Allocation Strategy	23
3.2.3	Communication Bandwidth Analysis	24
3.2.4	DS18B20+ Temperature Sensor	25
3.3	IMU	25
3.4	Motor Driver Interface Architecture	26
3.5	RX72N Configuration Tables	27
3.6	Raspberry Pi 5 Pinout	28
3.7	Additional Peripheral Connections	28
4	Protocol Buffer Style Guide	29
4.1	Terminology Standard	29
4.2	Protocol Buffer Naming Conventions(Boston Dynamics Style)	29
4.3	Unit Suffixes(MKS System)	29

4.4	General Documentation Standards	30
5	C Style Guide	31
5.1	General Guidelines for ASM and Inline ASM	31
5.2	When to Use ASM and Inline ASM	32
5.3	Guidelines	32
5.4	Platform-Specific Error Checking Macros	32
5.5	General Rules	33
5.6	Control Structures	33
5.6.1	For Loops	33
5.6.2	While Loops	34
5.7	Functions	34
5.8	Structs and Enums	35
5.9	Initializer Lists	36
5.10	Closing Brace Placement	36
5.11	Summary Table	37
5.12	General Rules	37
5.13	Basic Switch Structure	37
5.14	Case Block Braces	38
5.15	Break Statement Requirements	39
5.16	Default Case Handling	40
5.17	Switch on Enum Types	41
5.18	Indentation	42
5.19	Summary	42
5.20	General Commenting Guidelines	43
5.21	File Header Comments	43
5.22	Source File Header	44
5.23	Doxygen Documentation	44
5.23.1	Function Documentation	44
5.23.2	Parameter Direction Markers	45
5.23.3	Code Examples with @code / @endcode	46
5.23.4	Struct Member Documentation	46
5.24	Special Comment Keywords	47
5.24.1	Keyword Definitions	47
5.25	Section Comments	47
5.26	Aligned Comments	48
5.27	Implementation Comments	48
5.28	Private Function Documentation	49
5.29	Summary	50
5.30	RTOS Types, Mutexes, Semaphores, and Atomic Operations	50
5.31	General Rules	50
5.32	Basic Enum Structure	51
5.33	Explicit Value Assignment	51
5.34	Documentation	51
5.35	Enum to String Functions	52
5.36	Using the Count Sentinel	52
5.37	Switch Statement Pattern	53
5.38	Forward Declaration	53

5.39	Naming Convention Summary	54
5.40	General Principles	54
5.41	Platform Error Codes	54
5.42	Validation Macros	55
5.42.1	RX_RETURN_ON_FALSE	55
5.42.2	ESP_GOTO_ON_ERROR	56
5.42.3	ESP_ERROR_CHECK	57
5.43	NULL Safety Patterns	57
5.44	Mutex Error Handling	58
5.45	Error Interface Dependency Injection	59
5.46	Cleanup Patterns	59
5.47	Error Logging	60
5.48	Summary	60
5.49	Return Value Conventions	61
5.50	Private and Exposed Private Functions	61
5.50.1	Private Functions (static)	61
5.50.2	Exposed Private Functions (priv_)	62
5.51	Parameter Validation	62
5.52	Function Declaration Formatting	63
5.53	Doxygen Documentation	64
5.54	Private Function Documentation	64
5.55	Function Implementation Patterns	64
5.55.1	Single Exit Point with Cleanup	64
5.55.2	Factory Function Pattern	65
5.56	Callback Functions	66
5.57	Summary	67
5.58	General Principles	67
5.59	Static File-Scoped Variables (s_ prefix)	67
5.60	Why static const Over #define	68
5.61	When to Use #define	68
5.62	Explicit Type Usage - Always Use Fixed - Width Integer Types	69
5.62.1	Why Explicit Types Matter	69
5.62.2	Correct Type Usage	69
5.62.3	Special Case: Characters and Strings	70
5.62.4	Loop Counters and Array Indices	70
5.62.5	Function Parameters and Return Types	70
5.62.6	Type Casting for Enum Comparisons	71
5.62.7	Summary: Type Usage Rules	71
5.63	True Global Variables (g_ prefix)	71
5.64	Dependency Injection Alternative	72
5.65	Static Variables for Module State	72
5.66	Thread Safety for Shared State	73
5.67	Summary	74
5.68	General Principles	74
5.69	Include Guard Naming Convention	74
5.70	C++ Compatibility	75
5.71	Header File Structure	75
5.72	Include Order	76

5.73	Forward Declarations	77
5.74	Separating Types from Functions	77
5.75	Doxygen File Documentation	78
5.76	Complete Header Template	79
5.77	Summary	80
5.78	General Rules	80
5.79	Space After Control Keywords	80
5.80	No Space After Function Names	81
5.81	Binary Operators	81
5.82	Unary Operators	82
5.83	Pointer Declarations	82
5.84	Comma and Semicolon Spacing	82
5.85	Parentheses Spacing	83
5.86	Parameter Alignment	83
5.87	Variable and Comment Alignment	84
5.88	Struct Initializer Alignment	84
5.89	Summary	85
5.90	General Rules	85
5.91	Include Order	85
5.92	Complete Example from Codebase	86
5.93	FreeRTOS Include Order	86
5.94	System Includes	87
5.95	Platform HAL Includes	87
5.96	Project Includes	87
5.97	Header File Includes	88
5.98	Conditional Includes	88
5.99	Include Comments	88
5.100	Avoiding Circular Dependencies	89
5.101	Summary	89
5.102	General Rules	90
5.103	Functions and Variables	90
5.104	Module Prefixes	90
5.105	Constants and Macros	91
5.106	Type Names	91
5.107	Enum Members	92
5.108	Static Variables (File-Scoped)	93
5.109	Global Variables	93
5.110	Private Functions	93
5.110.1	File-Scoped Static Functions (internal_ prefix)	93
5.110.2	Exposed Private Functions (priv_ prefix)	94
5.111	Summary Table	95
5.112	Typedef Struct Pattern	95
5.112.1	Standard Pattern	95
5.112.2	Error Handler Example	96
5.113	Union Usage for Protocol Configurations	96
5.113.1	Protocol - Specific Structures	97
5.114	Callback Function Types	97
5.115	Interface Patterns (Dependency Injection)	98

5.115.1	Interface Usage Pattern	99
5.116	Opaque Handle Patterns	100
5.117	Operations Structure Pattern	100
5.118	Manager Structure Pattern	101
5.119	Best Practices	101
5.120	Library Directory Structure	102
5.120.1	Example: star_bus Library	102
5.121	CMakeLists.txt Structure	102
5.122	Header File Organization	103
5.122.1	Header File Template	103
5.122.2	Header Section Order	104
5.123	Include Guard Naming Convention	105
5.124	Source File Organization	105
5.124.1	Source File Template	105
5.124.2	Source Section Order	107
5.125	Types Header Separation	107
5.125.1	Controller Header Pattern	108
5.126	Project Root Structure	108
5.127	Best Practices	109
5.128	Overview	109
5.129	SPI Bus Terminology	109
5.129.1	COPI / CIPO(Not MOSI / MISO)	109
5.130	I2C and General Bus Terminology	110
5.130.1	Controller / Peripheral(Not Master / Slave)	110
5.131	Mapping Platform Legacy APIs	111
5.132	Documentation Guidelines	112
5.133	Code Review Checklist	112
5.134	Common Patterns	113
5.135	Summary	113
5.136	Dependency Injection (DIP)	113
5.136.1	Interface Definition	113
5.136.2	Interface Implementation	114
5.136.3	Dependency Injection Pattern	114
5.136.4	NULL Interface Handling	115
5.137	Bus Abstraction Pattern	115
5.137.1	Unified Configuration	115
5.137.2	Factory Functions	116
5.137.3	Manager Pattern	116
5.138	Operations Structure Pattern	117
5.139	Thread-Safe Callback Pattern	118
5.140	Thread Safety Patterns	118
5.140.1	Mutex Timeout Convention	119
5.140.2	Mutex with Cleanup(goto pattern)	119
5.141	Error Handler Ownership Pattern	120
5.142	Linked List Management	121
5.143	Best Practices Summary	121
5.144	Prefer Alternatives to Macros	122
5.145	When Macros Are Necessary	122

5.146	Macro Safety Rules	122
5.146.1	Wrap Statement - Like Macros in <code>do -while (0)</code>	122
5.146.2	Parenthesize All Macro Arguments	123
5.146.3	Beware of Side Effects and Multiple Evaluation	123
5.147	Multi - line Macro Formatting	123
5.148	Naming Conventions	124
5.149	Include Guards	124
5.150	Conditional Compilation	124
5.151	Overview	125
5.152	Benefits	125
5.153	Standard Unit Suffixes	126
5.154	Usage Examples	126
5.154.1	Distance and Velocity	126
5.154.2	Angular Measurements	126
5.154.3	Temperature	127
5.154.4	Time	127
5.154.5	Electrical Measurements	127
5.154.6	Percentage	128
5.155	Protocol Buffer Integration	128
5.156	Conversion Functions	128
5.157	Summary	129
5.158	No Dynamic Allocation	129
5.158.1	Rationale	129
5.158.2	Alternatives	130
5.158.3	Platform Heap Functions	130
5.159	Avoid Large Stack Allocations	131
5.159.1	Stack Size Constraints	131
5.159.2	Examples	131
5.159.3	Stack Usage Guidelines	132
5.160	Use <code>const</code> for Flash Storage	132
5.160.1	Rationale	132
5.160.2	Examples	132
5.160.3	Pointer Declarations	133
5.161	Validate All Buffers	133
5.161.1	Rationale	133
5.161.2	Validation Patterns	133
5.161.3	DMA Buffer Validation	134
5.161.4	Ring Buffer Validation	134
5.162	Summary	135
5.163	Interrupt Service Routines(ISRs)	136
5.163.1	Minimize ISR Work	136
5.163.2	ISR Constraints	136
5.164	No Blocking Delays	137
5.165	Real - Time and Safety	138
5.165.1	Timing Constraints	138
5.165.2	Watchdog Timers	138
5.165.3	Sensor Timeouts	139
5.165.4	Fail - Safe Design	139

5.165.5	CRC Validation	140
5.166	Hardware Abstraction	141
5.166.1	Use Abstract Bus Interfaces	141
5.166.2	Debounce Mechanical Inputs	141
5.166.3	Enable Brown - Out Detection	142
5.166.4	Flash Wear - Leveling	142
5.166.5	Always Use Pull - Up / Pull - Down	143
5.167	Performance and Real - Time	143
5.167.1	Benchmark, Don't Guess	143
5.167.2	Avoid Blocking Operations	144
5.168	Power Management	144
5.168.1	Use Sleep Modes	144
5.168.2	Use DMA to Reduce CPU Load	144
5.169	Testing and Debugging	144
5.169.1	Use Mock Drivers	144
5.169.2	Meaningful Logging	145
5.170	Reliability and Fault Tolerance	145
5.170.1	Reset Peripherals if Stuck	145
5.171	Summary	145
5.172	nanopb Overview	146
5.173	Why Static Allocation ?	146
5.174	Field Size Configuration	146
5.175	Standard Field Size Constraints	146
5.176	Examples	146
5.176.1	String Fields	146
5.176.2	Repeated Fields	147
5.176.3	Bytes Fields	147
5.177	Sizing Guidelines	147
5.177.1	String Sizes	148
5.177.2	Repeated Field Counts	148
5.177.3	Bytes Field Sizes	148
5.178	Memory Impact	148
5.178.1	Buffer Size Calculation	148
5.178.2	RAM Usage Example	149
5.179	Best Practices	149
5.179.1	Right - Size Your Buffers	149
5.179.2	Use Fixed - Size Types	149
5.179.3	Validate Message Sizes	149
5.180	Integration with Code Generation	150
5.180.1	buf.gen.yaml Configuration	150
5.180.2	Options File Naming	150
5.181	Common Pitfalls	150
5.181.1	Missing Options File	150
5.181.2	Mismatched Field Names	150
5.181.3	Forgetting Array Count	151
5.182	Summary	151
5.183	NASA Power of 10: Rules for Safety-Critical Code	151
5.183.1	Compliance Status Legend	151

5.183.2	Rule 1 : Simplify Control Flow	151
5.183.3	Rule 2 : Fixed Loop Upper - Bounds	152
5.183.4	Rule 3 : No Dynamic Memory After Initialization	152
5.183.5	Rule 4 : Keep Functions Short	153
5.183.6	Rule 5 : Use Assertions Generously	153
5.183.7	Rule 6 : Declare Data at Smallest Scope	154
5.183.8	Rule 7 : Check All Return Values and Parameters	154
5.183.9	Rule 8 : Limit Preprocessor Use	155
5.183.10	Rule 9 : Restrict Pointer Use	156
5.183.11	Rule 10 : Compile with Maximum Warnings	156
5.183.12	Summary: STAR Compliance Matrix	157
5.183.13	Defensive Coding Measures	157
5.183.14	References	158
6	Gateway Architecture	159
6.1	Overview	159
6.2	Protocol Stack Implementation	159
6.3	Directory Structure	159
6.4	Frame Package	160
6.4.1	Frame Constants	160
6.4.2	Frame Types	160
6.5	Transport Package	160
6.5.1	Available Transports	160
6.5.2	SPI Configuration	161
6.5.3	Transport Interface	161
6.6	Link Layer (HARQ)	161
6.6.1	SPILink	161
6.6.2	CDCLink	161
6.6.3	Shared Session State	161
6.6.4	HARQ Parameters	162
6.7	Transport Manager	162
6.7.1	Transport Priorities	162
6.7.2	Failover Behavior	162
6.8	gRPC Services	162
6.9	Build and Test	163
6.10	Dependencies	163
7	USB CDC Protocol	163
7.1	Overview	164
7.1.1	Port Assignment	164
7.1.2	Hardware Configuration	164
7.2	USB Descriptor Hierarchy	164
7.2.1	Device Descriptor	164
7.2.2	Configuration Descriptor	165
7.2.3	Interface Association Descriptor(IAD)	165
7.2.4	Endpoint Configuration	165
7.3	USB State Machine	165
7.4	CDC - ACM Class Requests	166

7.5	Bulk Transfer Protocol	166
7.5.1	Data Flow	166
7.5.2	FIFO Access Requirements(RX72N - Specific)	167
7.5.3	FIFO Clear Sequence	167
7.6	Frame Protocol	168
7.6.1	Frame Types	168
7.6.2	Control Frame Details	169
7.6.3	Cross-Compatibility Test Vectors	169
7.7	USB CDC Lightweight Protocol	169
7.7.1	Send Path	169
7.7.2	Receive Path	170
7.7.3	Key Design Decisions	170
7.8	Transport Comparison(USB CDC vs SPI)	170
7.9	Heartbeat Mechanism	170
7.9.1	Implicit Timeout (Primary) – 200ms	170
7.9.2	Explicit PING (Secondary) – 1s Idle-Link Probe	170
7.9.3	Timing Budget	171
7.9.4	Control Frame Dispatching	171
7.10	Debug Logging Over USB CDC Port 2	171
7.10.1	Architecture	172
7.10.2	Boot Log Sequence	172
7.10.3	Implementation	172
7.10.4	Thread Safety	174
7.10.5	Statistics Tracking	174
7.11	Performance Characteristics	174
7.11.1	Throughput	174
7.11.2	Memory Usage	174
7.12	Error Handling and Recovery	174
7.12.1	USB Not Configured	174
7.12.2	TX Buffer Full	175
7.12.3	Cable Disconnect	175
7.13	NASA Power of 10 Compliance	176
7.14	References	176
8	ROS2 Integration and Sensor Fusion Architecture	176
8.1	Overview	176
8.2	Visual-LiDAR Sensor Fusion with RTAB-Map	177
8.2.1	Fusion Architecture	177
8.2.2	Mapping Strategy	177
8.3	Coordinate Frames (REP-105)	177
8.4	Custom ROS2 Nodes and Interfaces	177
8.4.1	star_spi_bridge	178
8.4.2	star_gateway_bridge	178
8.4.3	star_safety_monitor	178
8.5	Multi-Machine Communication	178
8.6	Hardware Persistence (udev rules)	178
9	ROS2 C++ Style Guide	179

9.1	Overview	179
9.1.1	When to Use This Guide	179
9.1.2	Key Differences	179
9.2	Naming Conventions	179
9.2.1	Classes and Types	179
9.2.2	Methods and Functions	180
9.2.3	Variables	180
9.2.4	Namespaces	180
9.3	File Naming and Organization	181
9.3.1	Header Files	181
9.3.2	Source Files	181
9.4	Header Organization	181
9.5	Code Formatting	182
9.5.1	Line Length	182
9.5.2	Indentation	182
9.5.3	Braces	182
9.6	ROS2-Specific Patterns	183
9.6.1	Node Inheritance	183
9.6.2	Publishers and Subscribers	183
9.6.3	Timers	184
9.7	Error Handling	184
9.8	Logging	185
9.9	Documentation	185
9.10	Constants	186
9.11	Formatting Enforcement	186
9.11.1	Manual Formatting	186
9.11.2	CI Enforcement	187
9.12	References	187
9.13	Integration with Existing Tools	187
9.14	Summary	187
10	End - to - End Communication Stack	188
10.1	Overview	188
10.2	Transport Priority	188
10.3	Protocol Stack(5 Layers)	189
10.4	Protocol Primer	189
10.4.1	CRC-32 (Cyclic Redundancy Check)	189
10.4.2	ARQ(Automatic Repeat Request)	190
10.4.3	FEC (Forward Error Correction)	191
10.4.4	Viterbi Decoder (Soft-Decision)	191
10.4.5	HARQ(Hybrid Automatic Repeat Request)	192
10.4.6	Chase Combining(Type I HARQ)	192
10.4.7	USB CDC(Communications Device Class)	193
10.4.8	SPI(Serial Peripheral Interface)	194
10.4.9	Protocol Composition Hierarchy	194
10.4.10	Module Map	195
10.5	Command Flow(Downward : UI to Motor)	195
10.6	Telemetry Flow(Upward : Sensor to UI)	196

10.7	Frame Protocol Summary	196
10.7.1	Frame Flags	197
10.8	Reliability: SPI HARQ Send/Receive Paths	197
10.8.1	SPI Send Path (HARQ)	197
10.8.2	SPI Receive Path (Chase Combining + Viterbi)	197
10.8.3	USB CDC Path: No HARQ	198
10.9	Safety Features	198
10.10	Latency Budget	199
10.11	Cross-References	199
11	Transport Failover and Hot Switching	200
11.1	Architecture Overview	200
11.2	Priority System	200
11.3	Dual - Detection Heartbeat	201
11.3.1	Implicit Heartbeat(200 ms Timeout)	201
11.3.2	Explicit Heartbeat (1 s PING/PONG)	201
11.4	Health Monitoring	201
11.4.1	Health Thresholds	201
11.4.2	Probing Inactive Transports	202
11.5	Failover State Machine	202
11.5.1	State Transitions	203
11.6	Smart Drain	203
11.7	Shared SessionState(Preventing the Handoff Problem)	204
11.7.1	Gap Tolerance	204
11.8	USB Hot - Plug Detection	205
11.9	Failback Damping(30 - Second Cooldown)	205
11.10	Reset Handshake(Gateway Restart Recovery)	206
11.11	Firmware Side : Passive Listener	206
11.12	Timing Summary	207
11.13	Cross - References	207
12	Dual - Channel Arbitration on the RX72N	208
12.1	The Question	208
12.2	Gateway Guarantee: Single Active Transport	208
12.3	When Overlap Can Occur	208
12.4	Sequential Polling : USB First, Then SPI	208
12.5	Frame Processing Pipeline	209
12.6	Last Writer Wins	209
12.7	Why This Is Correct During Failover	210
12.8	Sequence Validation	210
12.9	Channel Parameter(Currently Unused)	210
12.10	Communication Watchdog Interaction	211
12.11	Summary: Dual - Channel Behavior Matrix	211
12.12	Cross - References	212

```

=====
=====

```

1 Nanopb (Protobuf) Protocol with HARQ and CRC for SPI Communication

1.1 Executive Summary

Overview : Protocol Buffers(nanopb) encapsulated in frames with CRC - 32 and Hybrid Automatic Repeat Request(HARQ) with Forward Error Correction (FEC) for reliable SPI/USB communication between RPi5 and RX72N.



System Constraints:

- Renesas RX72N : 4MB flash, 1MB SRAM
- 100Hz SPI communication(10ms period)
- 250Hz motor control loop(4ms period)
- Static allocation only(no malloc)

1.1.1 Control Loop Frequency Rationale

Why different loop rates ?

The nested loop architecture follows classic control systems design .The outer loop(SPI at 100Hz) handles command distribution and telemetry collection, while the inner loop(PID at 250Hz) responds quickly to motor dynamics .Running PID at 2.5 times the communication rate ensures smooth control between commands without wasting CPU on excessive computation.

Why 250Hz for motor control?

This is a Nyquist sampling consideration.With DC gearmotors at 210 RPM(3.5 Hz mechanical speed) and a first - order time constant $\tau = 75$ ms(cutoff frequency $f_c = 1/(2\pi\tau) \approx 2.1$ Hz), the 250Hz control rate provides approximately 60 times oversampling of the mechanical dynamics - well above the 2 times Nyquist minimum.

Running at 250Hz balances :

- Adequate sampling of motor dynamics(60 times oversampling)
- Efficient CPU utilization(4 motors $\times$ PID + encoder reads)
- Low latency between velocity commands and motor response
- Power efficiency(fewer ADC conversions, GPIO reads, and computations)


For context, control loop frequencies should match system dynamics :

- DC gearmotors : 50 - 500 Hz typical
- High - speed servos : 1 - 10 kHz

- Motor current control : 10 - 50 kHz
- Temperature control : 0.1 - 10 Hz

1.2 Key Design Decisions

1.2.1 Protocol Stack



1.2.2 Byte Order and Standards Compliance

The protocol uses little-endian byte ordering for all multi-byte fields, matching the native byte order of both the RX72N (Renesas RXv3 core, 32-bit CISC, little-endian) and Raspberry Pi 5 (ARM little-endian). This eliminates byte-swapping overhead on both platforms.

Table 1: Byte Order Standards by Protocol Field

Field	Byte Order	Standard	Rationale
SYNC	Little - endian	Project convention	Matches native byte order on both platforms
SEQ	Little - endian	Project convention	No byte - swap needed on RX72N or RPi5
LEN	Little - endian	Project convention	No byte - swap needed on RX72N or RPi5
TYPE	N / A(1 byte)	–	Single byte, no endianness
FLAGS	N / A(1 byte)	–	Single byte, no endianness
CRC - 32	Little - endian	IEEE 802.3	Standard CRC - 32 polynomial

SYNC Magic Word (0x55AA): The frame synchronization marker uses the distinctive bit pattern 0x55AA (binary: 0101010101010101). This alternating pattern is easily recognizable and unlikely to appear in random data, making it ideal for frame alignment. The value 0x55AA is transmitted in little-endian format as bytes [0xAA, 0x55] on the wire.

Little-Endian Convention: All multi-byte header fields (SYNC, SEQ, LEN) use little-endian format, matching the native byte order of both communicating platforms (ARM RPi5 and Renesas RX72N). This eliminates the need for byte-swapping, reducing latency and code complexity in the real-time motor control path.

IEEE 802.3 (CRC-32): The frame checksum uses IEEE 802.3 polynomial (0x04C11DB7) in little-endian format, compatible with standard Ethernet CRC libraries. This allows zero-copy CRC validation using hardware accelerators where available.

Key Insight: Uniform little-endian byte order across all fields eliminates byte-swapping overhead on both RX72N and RPi5, which are natively little-endian. CRC-32 follows IEEE 802.3 for hardware acceleration and library compatibility.

1.2.3 CRC - 32 Implementation

The CRC - 32 module supports both hardware and software implementations with compile - time selection.

Table 2: CRC - 32 Hardware / Software Selection

Build Target	Default Implementation	Override
RX72N(__RX__ defined)	Hardware CRC Calculator	-DRX_CRC32_USE_SOFTWARE
Host(testing)	Software lookup table	N/A(automatic)

Hardware CRC(RX72N) :

- Peripheral : CRC Calculator at 0x00088280
- Module stop control : MSTPCRB bit 23
- Polynomial : IEEE 802.3(0x04C11DB7), LSB - first(reflected)
- Configuration : CRCCR = 0x43(CRC - 32 + LSB - first)

Software CRC(Host / Fallback) :

- Algorithm : 256 - entry lookup table(1 KB)
- Polynomial : Reflected form 0xEDB88320
- Always available for incremental CRC operations

API (identical for both implementations):

```
1 uint32_t rx_crc32_ieee(const uint8_t *data, size_t len);
2 uint32_t rx_crc32_update(uint32_t crc, const uint8_t *data, size_t len);
```

Go Compatibility : Both implementations produce bit - exact results matching Go 's `crc32.ChecksumIEEE()`, verified by unit tests including the canonical test vector "123456789" = 0xCBF43926.

References:

- RX72N Group User's Manual: Hardware (CRC Calculator section)
- https://renesas.github.io/fsp/group___c_r_c.html

1.2.4 Memory Budget

Table 3: SRAM Usage(512 KB total)

Component	Size(KB)	Usage(%)
DMA double - buffer	8.0	1.56
RX / TX buffers	2.0	0.39
Protobuf structs	1.5	0.29
HARQ state	4.0	0.78
HARQ soft buffers(3x)	48.0	9.38
Viterbi decoder	3.0	0.59
Total	66.5	12.99

Table 4: Flash Usage(16 MB total)

Component	Size(KB)	Usage(%)
Generated protobuf	80	0.49
Nanopb runtime	12	0.07
Frame + HARQ layers	12	0.07
FEC codec(Conv + Viterbi)	8	0.05
Total	112	0.68

Memory Budget Calculations:

SRAM(512 KB total) :

- **DMA double - buffer** : $2 \times 4092\text{bytes} = 8184\text{bytes} = 8.0\text{KB}$
Calculation : Two ping - pong DMA buffers at STAR_SPI_DMA_MAX_SIZE(4092 bytes each)
Usage : $\frac{8.0}{512} \times 100 = 1.56\%$
- **RX / TX buffers** : $1024 + 1024 = 2048\text{bytes} = 2.0\text{KB}$
Calculation: 1 KB RX buffer + 1 KB TX buffer for staging protobuf messages
Usage: $\frac{2.0}{512} \times 100 = 0.39\%$
- **Protobuf structs** : $1536\text{bytes} = 1.5\text{KB}$
Calculation : Largest message structures(SetVelocityResponse ≈ 600 bytes, TelemetryData ≈ 400 bytes)
Usage : $\frac{1.5}{512} \times 100 = 0.29\%$
- **HARQ state** : $4 + 4 + 8 + 4 + 4092 = 4112\text{ bytes} \approx 4.0\text{KB}$
Calculation : Sequence number(4B) + retry counter(4B) + timestamp(8B) + state(4B) + retry buffer(4092B)
Usage : $\frac{4.0}{512} \times 100 = 0.78\%$
- **HARQ soft buffers(3x)** : $3 \times 1024 \times 16 = 49152\text{ bytes} \approx 48.0\text{KB}$
Calculation: 3 combining buffers $\times 1024\text{B}$ max payload $\times (2\text{ output bits per input bit} \times 8\text{ bits} / \text{byte} = 16\text{ encoded bits} / \text{byte})$
Usage : $\frac{48.0}{512} \times 100 = 9.38\%$
- **Viterbi decoder** : $\approx 3.0\text{KB}$
Core state: 64-state path metrics (128B) + traceback survivors (280B) = 408B
Working buffers: New path metrics (128B) + decoded bits ($\sim 1\text{KB}$ for max payload) + temp buffers $\approx 2.5\text{ KB}$
Usage: $\frac{3.0}{512} \times 100 = 0.59\%$
- **Total SRAM** : $8.0 + 2.0 + 1.5 + 4.0 + 48.0 + 3.0 = 66.5\text{KB}$
Total usage : $\frac{66.5}{512} \times 100 = 12.99\%$

Flash(16 MB = 16384 KB total) :

- **Generated protobuf** : 80KB
Calculation: 6 proto files(common, motor_control, telemetry, battery_management, configuration, firmware_update) $\times 13\text{ KB}$ avg compiled size
Usage : $\frac{80}{16384} \times 100 = 0.49\%$

- **Nanopb runtime : 12KB**

Calculation : Compiled size of pb_encode.c, pb_decode.c, pb_common.c

Usage : $\frac{12}{16384} \times 100 = 0.07\%$

- **Frame + HARQ layers : 12KB**

Calculation : Framing logic + CRC - 32 + HARQ state machine + Chase combining logic

Usage : $\frac{12}{16384} \times 100 = 0.07\%$

- **FEC codec(Conv + Viterbi) : 8KB**

Calculation : Convolutional encoder + Viterbi decoder(K = 7, rate 1 / 2)

Usage : $\frac{8}{16384} \times 100 = 0.05\%$

- **Total Flash : 80 + 12 + 12 + 8 = 112KB**

Total usage : $\frac{112}{16384} \times 100 = 0.68\%$

1.3 Implementation Requirements

1.3.1 Protocol Stack Architecture

The protocol is implemented as a layered stack on both the RPi5(SPI controller) and RX72N(SPI peripheral) .Each layer has specific responsibilities :

Layer	Responsibility	Implementation
5. Application	Motor commands, telemetry, control logic	Different per platform
4. Protobuf	Message encode / decode(nanopb)	Both sides
3. HARQ	Chase Combining, Convolutional FEC, soft decode	Both sides(symmetrical)
2. Framing	Header / footer, CRC - 32 verification	Both sides(identical)
1. SPI + DMA	Physical transport with double - buffering	Both sides(different roles)

Table 5: Protocol stack layers and implementation requirements

Key Insight : Layers 2 - 4 are nearly identical on both platforms.Only the application layer(Layer 5) and SPI role(Layer 1 : controller vs peripheral) differ.

1.3.2 RX72N(SPI Peripheral) Implementation

Layer 1 : SPI Peripheral with DMA

- Configure RSPi in peripheral mode
- Set up DMA with double-buffering: 2×4092 bytes
- Register DMA interrupt callbacks for buffer swapping
- Wait for chip select from RPi5, respond to clock

Layer 2 : Frame Layer(Custom Code)

RX Path:

- Parse frame header(magic bytes, length, sequence number)
- Verify CRC - 32 over header + payload
- If CRC fails → discard packet, send NACK
- If CRC valid → extract payload, pass to ARQ layer

TX Path:

- Build frame : [Header | Payload | CRC32 | Footer]
- Calculate CRC-32 over header + payload
- Queue complete frame to DMA buffer for transmission

Layer 3 : HARQ Layer with FEC(Custom Code)

RX Path(with Chase Combining) :

- Extract soft bits from received signal
- If first attempt : Viterbi decode, verify CRC
- If CRC fails : Store soft bits in combining buffer, send NACK
- On retransmission : Combine soft bits with buffer, Viterbi decode
- If decode success : send ACK, pass payload to application

TX Path(with FEC Encoding) :

- Encode payload with rate - 1 / 2 convolutional code(K = 7)
- Assign `tx_sequence_number`, store in retry buffer
- Start timeout timer(10ms), retransmit same frame on NACK
- Chase Combining : receiver accumulates soft bits across retries
- On ACK : clear retry buffer, increment `tx_seq`

Layer 4 : Protobuf(nanopb library)

- Decode incoming bytes → `SetVelocityRequest`, `EmergencyStopRequest`
- Encode outgoing structs → `SetVelocityResponse`, `TelemetryData`
- Uses `star.v1` package following Boston Dynamics style guide
- Static allocation(no malloc) with `.options` file constraints

Layer 5 : Application

- Handle motor velocity commands
- Read encoder data via multiplexer
- Execute PID control loop(250 Hz per motor)
- Send telemetry responses(encoder feedback, current, temperature)

1.3.3 RPi5(SPI Controller) Implementation

Layer 1 : SPI Controller with DMA

- Use Linux / dev / spidev interface
- Configure SPI3 : 10 Mbps, mode 0, 8 - bit words
- Use `ioctl(SPI_IOC_MESSAGE)` for DMA transfers
- Implement userspace double-buffering for continuous operation

Layer 2 : Frame Layer (*Custom Code - SAME AS RX72N*)

RX Path : Parse frame header, verify CRC - 32, extract payload or discard on CRC failure

TX Path : Build frame [Header | Payload | CRC32 | Footer], calculate CRC - 32, send via SPI

Layer 3 : HARQ Layer with FEC (*Custom Code - SAME AS RX72N*)

RX Path : Extract soft bits, Viterbi decode, Chase Combining on retry, verify CRC, send ACK / NACK

TX Path : FEC encode(rate - 1 / 2, K = 7), assign sequence, store in retry buffer, retransmit identical frame on NACK

Layer 4 : Protobuf(Go with protoc - gen - go)

- Encode : SetVelocityRequest, EmergencyStopRequest
- Decode : SetVelocityResponse, TelemetryData, EncoderData
- Uses `star.v1` package following Boston Dynamics style guide

Layer 5 : Application(star - gateway)

- Send motor velocity commands from Nav2 (autonomous) or UI (manual)
- All control flows through Nav2 stack for consistent behavior
- Receive encoder feedback for odometry calculations
- Bridge ROS2 topics to/from RX72N via SPI

1.3.4 HARQ Symmetry and State Management

The HARQ layer uses **Chase Combining** with Stop-and-Wait protocol. Each side sends one FEC-encoded frame at a time, waits for acknowledgment (ACK) with a timeout, and retries up to 3 times. On the receiver side, soft bits from failed transmissions are stored and combined with subsequent retries, improving decode probability with each attempt. This approach provides:

- Simple implementation suitable for embedded systems
- Predictable worst-case latency for real-time control
- 4-5 dB coding gain from FEC reduces retry frequency
- Soft combining improves success probability with each retry
- Sufficient throughput for 10 Mbps SPI with <1ms frame time

The HARQ protocol is **symmetric** – both sides implement identical Chase Combining logic with FEC encode/decode but maintain separate state for their own transmissions and receptions.

Each Side Maintains:

- **TX sequence number** (`tx_seq`): For packets it sends
- **RX last acknowledged** (`rx_last_ack`): For packets it receives
- **Retry buffer**: Stores FEC-encoded outgoing packets for retransmission
- **Soft combining buffer**: Stores soft bits from failed RX attempts (3 slots)
- **Timeout timer**: Triggers retransmission if no ACK received

Responsibility	RX72N(Peripheral)	RPi5(Controller)
Sends	Telemetry, responses	Commands, requests
TX sequence numbering	Own <code>tx_seq</code>	Own <code>tx_seq</code>
ACK/NACK generation	Sends ACK for RPi5	Sends ACK for RX72N
Retry logic	Retries if no ACK	Retries if no ACK
Duplicate detection	Checks RPi5's <code>seq</code>	Checks RX72N's <code>seq</code>

Table 6: HARQ role distribution between controller and peripheral

Important : The SPI controller / peripheral roles(Layer 1) are **hardware - level only**. The HARQ layer(Layer 3) treats both sides as equals – each can send, FEC encode / decode, combine soft bits, and retry independently.

1.3.5 Example Transaction : RPi5 Sends Velocity Command

1. **RPi5 Application** : Create `SetVelocityRequest`(left=1.0 m / s, right=1.0 m / s)
2. **RPi5 Protobuf** : Encode to binary(nanopb)
3. **RPi5 HARQ** : FEC encode(rate - 1 / 2, K = 7), assign `seq` = 42, save to retry buffer, start 10ms timeout
4. **RPi5 Frame** : Build packet with header, CRC - 32, footer
5. **RPi5 SPI** : DMA transfer to RX72N(controller initiates)
6. **RX72N SPI** : DMA receives packet in double - buffer
7. **RX72N Frame** : Extract soft bits from received signal
8. **RX72N HARQ** : Viterbi decode, verify CRC - 32 → valid, check `seq` = 42 = `rx_last_ack` + 1 → accept
9. **RX72N Protobuf** : Decode to `SetVelocityRequest` struct
10. **RX72N Application** : Update motor setpoints, execute PID control
11. **RX72N HARQ** : Build ACK packet with `ack_seq` = 42
12. **RX72N Frame** : Wrap ACK in frame with CRC - 32

13. **RX72N SPI** : DMA transmits ACK(peripheral responds)
14. **RPi5 SPI** : DMA receives ACK packet
15. **RPi5 Frame** : Verify CRC - 32 $\rightarrow$ valid
16. **RPi5 HARQ** : Got ACK(42) $\rightarrow$ clear retry buffer, cancel timeout

Outcome : Command successfully delivered with guaranteed delivery via HARQ.If CRC failed, RX72N would store soft bits and NACK; on retry, it combines soft bits from both attempts before Viterbi decoding, improving decode probability.

1.4 HARQ Communication Flow

1.4.1 Normal Operation(No Retransmission)




Figure 1: Normal HARQ Flow - Three Successful Transactions

1.4.2 Error Recovery Scenarios




Figure 2: CRC Error - Retry with Same Sequence Number




Figure 3: Duplicate Packet Scenario(Lost ACK)




Figure 4: Out - of - Order Packet Scenario




Figure 5: Lost Packet Scenario(Timeout)

1.5 Error Handling Strategies


CRC Mismatch Action: NACK with CRC error reason Recovery: Controller retry Logging: Increment crc_errors	Sequence Error Duplicate: Re-send ACK Out-of-order: NACK + reject Recovery: Controller retry
Timeout RX timeout: Continue next cycle 500ms watchdog: Emergency stop Retry fail: Log error	Invalid Protobuf Action: NACK protocol error Validate: IDs, ranges, offsets Logging: Increment proto_errors

2 Protocol Buffer Schema Architecture

This section documents the Protocol Buffer schema architecture for RPi5↔RX72N communication. All schemas follow the **Boston Dynamics Protobuf Style Guide** for consistency, maintainability, and industry best practices.

2.1 Architecture Overview

Overview: Five gRPC services define the complete API surface for robot control, organized by functional domain. Services communicate via the nanopb-serialized frames described in Section 1.



Key Design Principles

- **Versioned Package :** All services use `star.v1` namespace for API evolution
- **Request/Response Headers:** Every RPC includes tracing, timestamps, and status
- **Streaming Support:** Continuous data uses server streaming (up to 100Hz)
- **Static Allocation:** All messages sized for nanopb constraints (no dynamic memory)

Note: Naming conventions, unit suffixes, and coding standards are consolidated in Section 4 (Style Guide and Conventions).

2.2 Service Specifications

2.2.1 MotorControlService

Purpose: Low-latency differential drive control with real-time encoder feedback.

Target Latency: <10ms round-trip for velocity commands.

Table 7: MotorControlService RPCs

RPC	Type	Description
SetVelocity	Unary	Set left / right wheel velocities(m / s)
EmergencyStop	Unary	Immediate stop, priority over all commands
SetMotorPower	Unary	Direct PWM control(bypass PID, testing only)
StreamEncoders	Server stream	Encoder ticks and velocity at 1 - 100Hz
ControlStream	Bidirectional	Velocity in, encoder feedback out

Key Messages:

- **VelocityCommand** –Left / right velocity(m / s), sequence number, timestamp
- **EncoderData** –Motor ID, tick count(341.2 PPR), velocity, timestamp
- **MotorStatus** –Duty cycle, velocity, temperature, current, fault flags
- **PidConfig** –Kp, Ki, Kd gains with output saturation limits

2.2.2 TelemetryService

Purpose : Real - time sensor data aggregation and system health monitoring.

Table 8: TelemetryService RPCs

RPC	Type	Description
GetTelemetry	Unary	Snapshot of all sensor data
StreamTelemetry	Server stream	Continuous sensor updates at 1 - 100Hz
GetSystemStatus	Unary	Firmware version, uptime, connection states

Key Messages:

- **TelemetryData** –IMU, GPS, battery %, WiFi signal, CPU usage, temperature
- **ImuData** –Pitch / roll / yaw(rad), acceleration(m / s²), angular velocity(rad / s)
- **GpsData** –Lat / lon(degrees), altitude(m), accuracy, satellite count, fix type
- **SystemStatus** –Connection states, operating mode, free heap, uptime

Enumerations:

- **RobotMode** –IDLE, MANUAL, AUTONOMOUS, MAPPING, EMERGENCY_STOP
- **ConnectionStatus** –CONNECTED, DISCONNECTED, CONNECTING, ERROR
- **GpsFix** –NONE, 2D, 3D, DGPS, RTK_FLOAT, RTK_FIXED

2.2.3 BatteryManagementService

Purpose: BQ7850 BMS monitoring for lithium-ion battery pack safety and management.

Hardware: TI BQ7850 16-cell BMS with I2C interface.

Table 9: BatteryManagementService RPCs

RPC	Type	Description
GetBatteryState	Unary	Complete battery snapshot(cells, temps, SOC)
StreamBatteryState	Server stream	Continuous battery monitoring
Get / SetProtectionThresholds	Unary	OV / UV / OC / OT protection limits
Enable / DisableCellBalancing	Unary	Per - cell passive balancing control
ControlFets	Unary	Charge / discharge FET enable / disable
GetDeviceInfo	Unary	Manufacturer, serial, chemistry, versions

Key Messages:

- **BatteryState** –Composite of all battery data
- **CellData** –Individual cell voltages(mV), pack voltage, valid cell count
- **BatteryTemperatureData** –Thermistor readings(0.1°C), average
- **StateOfChargeData** –Relative / absolute SOC(%), capacity(mAh), cycle count
- **ProtectionThresholds** –OV / UV voltage limits, OC current limits, OT temperatures

2.2.4 ConfigurationService

Purpose : Runtime parameter management with NVS persistence across power cycles.

Table 10: ConfigurationService RPCs

RPC	Type	Description
GetConfiguration	Unary	Read current system configuration
SetConfiguration	Unary	Apply configuration(optional NVS persist)
ResetToDefaults	Unary	Restore factory defaults
ValidateConfiguration	Unary	Validate without applying
SaveConfiguration	Unary	Persist in - memory config to NVS
Get / SetMotorPidConfig	Unary	Per - motor PID tuning

Key Messages:

- **SystemConfiguration** –Complete config with version and CRC32
- **MotorPidConfig** –Per - motor PID gains(4 motors supported)
- **CurrentSensorCalibration** – Offset and scale for current sensing

- **SafetyThresholds** –Overcurrent, thermal shutdown, cell imbalance limits
- **TimingConfig** –Motor period, telemetry period, communication timeout

2.3 common.proto– Shared Types

All services import `common.proto` for standardized request / response handling.

Table 11: Standard Headers

Message	Fields
RequestHeader	request_id(UUID), client_timestamp, client_version, timeout
ResponseHeader	request_id(echo), server_timestamp, status, error_message, latency_us

Status Codes : UNKNOWN, OK, INVALID_REQUEST, INTERNAL_ERROR, NOT_FOUND, TIMEOUT, INVALID_STATE, ESTOP_ACTIVE

Geometric Types:

- **Vector3** –Generic 3D vector(x, y, z)
- **Quaternion** –Orientation(w, x, y, z)
- **SE2Pose** –2D pose(x_m, y_m, angle_rad)
- **SE2Velocity** –2D velocity(vx_mps, vy_mps, omega_rad_per_s)

2.4 Code Generation and Integration

Table 12: Code Generation Targets

Target	Generator	Output	Usage
Go	protoc-gen-go + grpc	gen/go/	star-gateway(RPi5)
nanopb	nanopb_generator	gen/nanopb/	RX72N firmware

nanopb Constraints: RX72N requires static allocation. Field sizes are configured in `.options` files:

- String fields: `max_size:64` (request_id), `max_size:128` (error_message)
- Repeated fields: `max_count:16` (cell voltages), `max_count:4` (motors)
- Bytes fields: `max_size:1024` (firmware chunks)

Build Integration:

- **Linting:** `buf lint` enforces style guide compliance
- **Breaking Changes:** `buf breaking` detects API incompatibilities
- **CI Pipeline :** Automatic generation and testing on PR

3 Hardware Pin Connections

3.1 RX72N Microcontroller Pinout – 144-Pin LFQFP (R5F572NNHxFB)

Color Legend:

Function Category	Color
PWM Motor Control (GPTW)	Blue
Encoder Inputs (MTU / TPU)	Green
Host SPI / IRQ Communication (RSPI2)	Orange
I2C Communication (RIIC0 / RIIC1 / IMU SCL, SDA)	Violet
ADC Current Sensing	Red
Debug / JTAG / Boot / USB	Yellow
Power / Ground	Gray
GTETRGR Emergency Stop / Temp / Alert / IMU INT, RST	Lime
Motor Driver Sleep / Disable	Purple
Ultrasonic Sonar (HC-SR04)	Cyan
Status LEDs	Teal
Unused / Available	White

Pin	Pin Name	Connected To	Note / Comment
1	AVSS0	Ground	Analog ground
2	P05 / IRQ13	BMS_ALERT	BMS alert interrupt (active low)
3	AVCC1	Boards 3v3	Analog power supply (3.3V, connect to VCC via branch with 0.1μF bypass to AVSS1)
4	P03 / IRQ11	Sonar 0 ECHO	HC-SR04 ultrasonic sensor (IRQ for microsecond timing)
5	AVSS1	Ground	Analog ground
6	P02 / IRQ10	Sonar 1 ECHO	HC-SR04 ultrasonic sensor (IRQ for microsecond timing)
7	P01 / IRQ9	Sonar 2 ECHO	HC-SR04 ultrasonic sensor (IRQ for microsecond timing)
8	P00 / IRQ8	Sonar 3 ECHO	HC-SR04 ultrasonic sensor (IRQ for microsecond timing)
9	PF5	Sonar 0 TRIG	HC-SR04 ultrasonic sensor trigger (10μs GPIO pulse)
10	EMLE	Emulator Configuration jumper	See Table 14
11	PJ5	Sonar 1 TRIG	HC-SR04 ultrasonic sensor trigger (10μs GPIO pulse)
12	VSS	Ground	Power supply
13	PJ3	Sonar 2 TRIG	HC-SR04 ultrasonic sensor trigger (10μs GPIO pulse)
14	VCL	220nF cap to ground	Voltage regulator
15	VBATT	Boards 3v3	Battery backup

Continued on next page

Pin	Pin Name	Connected To	Note / Comment
16	MD / FINED	E1E2 Emulator Interface, DIP switch	See Table 15. Default: OFF, OFF
17	XCIN	10k resistor to ground	RTC crystal input (not used)
18	XCOUT	Floating	RTC crystal output (not used)
19	RES#	E1E2 Emulator Interface, Reset button	MCU reset
20	P37 / XTAL	24MHz crystal (to pin 22)	System clock crystal
21	VSS	Ground	Power supply
22	P36 / EXTAL	24MHz crystal (to pin 20)	System clock crystal
23	VCC	Boards 3v3	Power supply
24	P35 / NMI / UPSEL	UPSEL configuration jumper	Can be used for NMI (not used). See Table 16
25	P34 / TRST#	E1E2 Emulator Interface	JTAG (TRST#)
26	P33	Sonar 3 TRIG	HC-SR04 ultrasonic sensor trigger (10µs GPIO pulse)
27	P32	IMU INT	IMU interrupt line (active-low, IRQ input)
28	P31 / TMS	E1E2 Emulator Interface	JTAG (TMS)
29	P30 / TDI	E1E2 Emulator Interface	JTAG (TDI)
30	P27 / TCK	E1E2 Emulator Interface	JTAG (TCK)
31	P26 / TDO	E1E2 Emulator Interface	JTAG (TDO)
32	P25 / MTCLKB	Encoder 0 Phase B	MTU1 encoder (quadrature counting)
33	P24 / MTCLKA	Encoder 0 Phase A	MTU1 encoder (quadrature counting)
34	P23 / GTIOC0A	Motor 0 In2 (Phase)	GPTW PWM channel 0A (32-bit)
35	P22 / GTIOC1A	Motor 1 In2 (Phase)	GPTW PWM channel 1A (32-bit)
36	P21 / SCL1	BMS I2C Clock	RIIC1 for BMS (dedicated bus)
37	P20 / SDA1	BMS I2C Data	RIIC1 for BMS (dedicated bus)
38	P17 / GTIOC0B	Motor 0 In1 (Enable)	GPTW PWM channel 0B (32-bit)
39	P87	Unused	Available GPIO
40	P16 / USB0_VBUS	USB0 VBUS detection	USB CDC debug interface
41	P86 / GTIOC2B	Motor 2 In1 (Enable)	GPTW PWM channel 2B (32-bit)
42	P15 / GTETRGA	Motor 0 nFAULT	GPTW hardware emergency stop (auto-disables PWM)
43	P14 / GTETRGD	Motor 3 nFAULT	GPTW hardware emergency stop (auto-disables PWM)
44	P13 / SDA0	Host I2C Data	RIIC0 for RPi5 communication (FM+ capable)

Continued on next page

Pin	Pin Name	Connected To	Note / Comment
45	P12 / SCL0	Host I2C Clock	RIIC0 for RPi5 communication (FM+ capable)
46	VCC_USB	Boards 3v3	USB power supply
47	USB0_DM	USB0 DN (27R resistor)	USB data-
48	USB0_DP	USB0 DP (27R resistor)	USB data+
49	VSS_USB	Ground	USB ground
50	P56	Unused	Available GPIO
51	P55	Unused	Available GPIO
52	P54	Unused	Available GPIO
53	P53	Unused	Not available as GPIO when external bus enabled (BCLK)
54	P52	IMU SCL	IMU I2C clock (SCL)
55	P51	DS18B20 DQ	1-Wire temperature sensor data pin
56	P50	IMU SDA	IMU I2C data (SDA)
57	VSS	Ground	Power supply
58	P83	IMU RST	IMU reset (active-low, GPIO output)
59	VCC	Boards 3v3	Power supply
60	PC7 / UB	E1E2 Emulator Interface, DIP switch	Operation mode configuration. See Table 15
61	PC6 / GTIOC3B	Motor 3 In1 (Enable)	GPTW PWM channel 3B (32-bit)
62	PC5 / MTCLKD	Encoder 1 Phase B	MTU2 encoder (quadrature counting)
63	P82	Unused	Available GPIO (GTIOC2A, SCI10, Ethernet)
64	P81	Unused	Available GPIO (GTIOC0B, SCI10, Ethernet, QSPI)
65	P80	Unused	Available GPIO (SCK10, Ethernet, QSPI)
66	PC4 / GTETRGC	Motor 2 nFAULT	GPTW hardware emergency stop (auto-disables PWM)
67	PC3 / GTIOC1B	Motor 1 In1 (Enable)	GPTW PWM channel 1B (32-bit)
68	P77	Unused	Available GPIO (SCI11, Ethernet, QSPI, SDHI)
69	P76	Unused	Available GPIO (SCI11, Ethernet, QSPI, SDHI)
70	PC2 / TCLKA	Encoder 2 Phase A	TPU1 encoder (quadrature counting, 16-bit)
71	P75	Unused	Available GPIO (SCI11, Ethernet, SDHI)
72	P74	Unused	Available GPIO (SCI11, Ethernet)

Continued on next page

Pin	Pin Name	Connected To	Note / Comment
73	PC1	Unused	Available GPIO (SCI5, Ethernet)
74	VCC	Boards 3v3	Power supply
75	PC0 / TCLKC	Encoder 3 Phase A	TPU2 encoder (quadrature counting, 16-bit)
76	VSS	Ground	Power supply
77	P73	Unused	Available GPIO (Ethernet)
78	PB7 / TXD9	Debug SCI USB-C RX	UART crossed. See Table 18
79	PB6 / RXD9	Debug SCI USB-C TX	UART crossed. See Table 18
80	PB5	Unused	Available GPIO (Ethernet)
81	PB4	Unused	Available GPIO (Ethernet)
82	PB3 / TCLKD	Encoder 3 Phase B	TPU2 encoder (quadrature counting, 16-bit)
83	PB2	LED5	Status LED (GPIO output)
84	PB1	LED4	Status LED (GPIO output)
85	P72	LED3	Status LED (GPIO output)
86	P71	LED2	Status LED (GPIO output)
87	PB0	LED1	Status LED (GPIO output)
88	PA7	LED0	Status LED (GPIO output)
89	PA6 / GTETRGB	Motor 1 nFAULT	GPTW hardware emergency stop (auto-disables PWM)
90	PA5	Unused	Available GPIO (GTIOC0A, RSPI_A SCLK, Ethernet)
91	VCC	Boards 3v3	Power supply
92	PA4	Unused	Available GPIO (RSPI_A CS, Ethernet, IRQ5)
93	VSS	Ground	Power supply
94	PA3 / TCLKB	Encoder 2 Phase B	TPU1 encoder (quadrature counting, 16-bit)
95	PA2	Unused	Available GPIO (GTIOC1A, SCI5 RX)
96	PA1 / MTCLKC	Encoder 1 Phase A	MTU2 encoder (quadrature counting)
97	PA0	Unused	Available GPIO (GTIOC0B, Ethernet)
98	P67 / IRQ15	HOST_IRQ	Host interrupt output to RPi5 (active-low, data ready)
99	P66	Unused	Available GPIO (GTIOC2B, CAN2 TX)
100	P65	Unused	Available GPIO (external bus CKE)
101	PE7 / GTIOC3A	Motor 3 In2 (Phase)	GPTW PWM channel 3A (32-bit)
102	PE6	Unused	Available GPIO (GTIOC3B)
103	VCC	Boards 3v3	Power supply

Continued on next page

Pin	Pin Name	Connected To	Note / Comment
104	P70	Unused	Available GPIO (SDCLK)
105	VSS	Ground	Power supply
106	PE5	Unused	Available GPIO (GTIOC0A)
107	PE4	Unused	Available GPIO (GTIOC1A)
108	PE3 / GTIOC2A	Motor 2 In2 (Phase)	GPTW PWM channel 2A (32-bit)
109	PE2	Motor 3 DRVOFF	Driver output disable (active-high GPIO output)
110	PE1	Motor 3 nSLEEP	Driver sleep control (active-low GPIO output)
111	PE0	Motor 2 DRVOFF	Driver output disable (active-high GPIO output)
112	P64	Motor 2 nSLEEP	Driver sleep control (active-low GPIO output)
113	P63	Motor 1 DRVOFF	Driver output disable (active-high GPIO output)
114	P62	Motor 1 nSLEEP	Driver sleep control (active-low GPIO output)
115	P61	Motor 0 DRVOFF	Driver output disable (active-high GPIO output)
116	VSS	Ground	Power supply
117	P60	Motor 0 nSLEEP	Driver sleep control (active-low GPIO output)
118	VCC	Boards 3v3	Power supply
119	PD7	Unused	Available GPIO (QSPI, SDHI, Ethernet, IRQ7, AN107)
120	PD6	Unused	Available GPIO (QSPI, SDHI, Ethernet, IRQ6, AN106)
121	PD5	Unused	Available GPIO (QSPI, SDHI, Ethernet, IRQ5, AN113)
122	PD4 / SSLC0	RPi5 RSPI2 CS	RSPI2-A chip select
123	PD3 / RSPCKC	RPi5 RSPI2 SCLK	RSPI2-A clock
124	PD2 / MISOC	RPi5 RSPI2 CIPO	RSPI2-A Controller In Peripheral Out
125	PD1 / MOSIC	RPi5 RSPI2 COPI	RSPI2-A Controller Out Peripheral In
126	PD0	Unused	Available GPIO (GTIOC1B, IRQ0, AN108)
127	P93	Unused	Available GPIO (SCI7, Ethernet, AN117)
128	P92	Unused	Available GPIO (SCI7, AN116)
129	P91	Unused	Available GPIO (SCI7, AN115)
130	VSS	Ground	Power supply

Continued on next page

Pin	Pin Name	Connected To	Note / Comment
131	P90	Unused	Available GPIO (SCI7, AN114)
132	VCC	Boards 3v3	Power supply
133	P47 / AN007	Motor 0 Current Sense	ADC Unit 0, 12-bit, 2.0A max (IPROPI from DRV8243S)
134	P46 / AN006	Motor 1 Current Sense	ADC Unit 0, 12-bit, 2.0A max (IPROPI from DRV8243S)
135	P45 / AN005	Motor 2 Current Sense	ADC Unit 0, 12-bit, 2.0A max (IPROPI from DRV8243S)
136	P44 / AN004	Motor 3 Current Sense	ADC Unit 0, 12-bit, 2.0A max (IPROPI from DRV8243S)
137	P43	Unused	Available GPIO (IRQ11, AN003)
138	P42	Unused	Available GPIO (IRQ10, AN002)
139	P41	Unused	Available GPIO (IRQ9, AN001)
140	VREFL0	Ground	ADC reference low
141	P40	Unused	Available GPIO (IRQ8, AN000)
142	VREFH0	3.3V	ADC reference high
143	AVCC0	Boards 3v3	ADC power supply
144	P07	Unused	Available GPIO (IRQ15)

3.2 Motor Control Architecture

3.2.1 GPTW vs MTU Selection for PWM Generation

The RX72N provides two timer peripherals suitable for motor control PWM generation: the General PWM Timer (GPTW) and the Multi-Function Timer Unit (MTU). After detailed analysis, **GPTW** was selected for the following technical reasons:

Resolution and Performance:

- **GPTW:** 32-bit timer resolution enabling precise duty cycle control
- **MTU:** 16-bit timer resolution (65,536 maximum count)
- At 20 kHz PWM frequency with 120 MHz peripheral clock:
 - GPTW provides 6,000 discrete duty cycle steps (120 MHz / 20 kHz)
 - MTU limited to maximum 3,276 steps before counter overflow

Channel Architecture:

- **GPTW:** 4 independent channels, each with 2 complementary outputs (GTIOC0A/B through GTIOC3A/B)
- **Perfect match** for 4 motors in In2/In1 (Phase/Enable) control mode
- Each motor driver (DRV8243S) requires exactly 2 PWM signals

Peripheral Separation:

- Using GPTW for PWM provides dedicated high-resolution motor control
- Encoders use MTU (front wheels) and TPU (rear wheels) for phase counting
- No resource conflicts between PWM generation and encoder reading

Encoder Peripheral Selection:

- **Front encoders (0, 1):** MTU1/MTU2 – 32-bit counters with phase counting support
- **Rear encoders (2, 3):** TPU1/5, TPU2/4 – 16-bit counters with phase counting support
- **IMPORTANT:** MTU3 and MTU4 do NOT support phase counting mode per RX72N Manual Ch24 §24.1.2
- Only MTU1 and MTU2 have phase counting capability, hence TPU required for rear encoders
- TPU provides adequate performance for 210 RPM max speed (13.7s overflow period with 16-bit counter)
- Software overflow detection at 100 Hz control loop provides 137× safety margin

Pin Flexibility:

- GPTW signals available on multiple pin locations via MPC (Multi-Function Pin Controller)
- Example: GTIOC0A available on pins 34, 90, 106, 123
- Enabled conflict-free allocation by selecting alternate pin groups

3.2.2 Pin Allocation Strategy**Design Philosophy:**

1. **Peripheral Grouping:** Place related functions on contiguous port pins where possible
 - GPTW PWM In2: P23/P22 (pins 34/35) for motors 0/1; PE3/PE7 (pins 108/101) for motors 2/3
 - GPTW PWM In1: P17/P86/PC3/PC6 (pins 38/41/67/61) for motors 0/1/1/3
 - Motor Sleep/Disable: P60–P64 and PE0–PE2 (pins 109–115, 117) for all 4 motors
 - Host SPI to RPi5: PD1–PD4 (RSPI2_A, pins 122–125)
 - MTU Encoders: P24/P25 (MTU1), PA1/PC5 (MTU2)
 - TPU Encoders: PC2/PA3 (TPU1), PC0/PB3 (TPU2)
 - I2C: P12–P13 (RIIC0 Host), P20–P21 (RIIC1 BMS)
2. **Conflict Resolution via Alternate Functions:**
 - 144-pin package provides more pins, reducing conflicts vs. 100-pin
 - Table 1.9 analysis revealed all peripherals have 2–4 alternate pin locations
 - GTETRQ hardware triggers used for motor nFAULT (replaces software IRQ)

- Dedicated RIIC1 for BMS (previously shared RIIC0 with host in 100-pin)

3. PCB Routing Optimization:

- Host SPI signals on PD1–PD4 (pins 122–125) for compact layout
- Motor PWM In2 signals on P23/P22 (pins 34/35) and PE3/PE7 (pins 108/101)
- Motor Sleep/Disable signals grouped on PORT 6 and PORT E (pins 109–115, 117)
- Sonar sensors grouped on pins 4–13 (top of package)
- ADC current sense on P44–P47 (pins 133–136) for short analog traces

4. Future Expandability:

- 43 GPIO pins available after critical allocations (of 144 total)
- Unused Port D pins (PD5–PD7) available for additional QSPI/SDHI
- Ethernet pins (Port B/P7x) available for future network connectivity
- Additional ADC channels available (AN000–AN003, AN100–AN117)

3.2.3 Communication Bandwidth Analysis

SPI Configuration: 10 Mbps is Optimal

Peak bandwidth calculation for RPi5 ↔ RX72N communication:

- **Velocity Commands (100 Hz):**
 - Message size: 34 bytes (Nanopb encoded VelocityCommand)
 - Bandwidth: $34 \text{ bytes} \times 100 \text{ Hz} \times 8 = 27.2 \text{ Kbps}$
- **Encoder Feedback (100 Hz):**
 - Message size: 18 bytes (4 encoders $\times$ 4 bytes + header)
 - Bandwidth: $18 \text{ bytes} \times 100 \text{ Hz} \times 8 = 14.4 \text{ Kbps}$
- **Telemetry (50 Hz):**
 - Message size: 64 bytes (motor current, temperature, status)
 - Bandwidth: $64 \text{ bytes} \times 50 \text{ Hz} \times 8 = 25.6 \text{ Kbps}$
- **ARQ Protocol Overhead (estimated 40%):**
 - Headers: 8 bytes per frame (sequence, CRC-32, flags)
 - Retransmissions: Average 5% packet loss $\times$ 3 retry attempts
 - Total overhead: $(27.2 + 14.4 + 25.6) \times 1.4 = 94.1 \text{ Kbps}$

Total Peak Bandwidth: Peak = $27.2 + 14.4 + 25.6 + 94.1 = 161.3 \text{ Kbps}$

SPI Utilization: $\frac{161.3 \text{ Kbps}}{10 \text{ Mbps}} = 1.6\% \text{ utilization}$

Margin Analysis:

- Available headroom: $10,000/161.3 = 62\times$ current requirements
- No need for Ethernet (would add PHY chip, 9+ pins, PCB complexity)
- No need for QSPI (RPi5 does not support quad-lane SPI natively)
- 10 Mbps provides excellent margin for future features (camera data, additional sensors)

3.2.4 DS18B20+ Temperature Sensor

The DS18B20+ is a digital 1-Wire temperature sensor connected to P51 (pin 55).

Specifications:

- **Temperature Range:** -55°C to $+125^{\circ}\text{C}$
- **Accuracy:** $\pm 0.5^{\circ}\text{C}$ from -10°C to $+85^{\circ}\text{C}$
- **Resolution:** 9-bit to 12-bit configurable (0.5°C to 0.0625°C)
- **Interface:** 1-Wire protocol on DQ pin (P51)
- **Power:** Parasite power or separate VDD (3.0V to 5.5V)

Pin Connections:

- **DQ (Data):** P51 (pin 55) – 1-Wire data line
- **VDD:** 3.3V power supply
- **GND:** Ground

Required External Components:

- 4.7k Ω pull-up resistor on DQ line (P51 to 3.3V)
- 0.1 μF decoupling capacitor near VDD pin
- Optional: 100nF ceramic capacitor if using parasite power mode

Firmware Implementation:

- Use 1-Wire protocol library (timing-critical, requires precise delays)
- Typical read cycle: 750ms for 12-bit conversion
- Multiple sensors can share same 1-Wire bus (each has unique 64-bit ROM code)

Use Cases:

- Ambient temperature monitoring
- Motor driver thermal management (supplement DRV8243S internal temp)
- System enclosure temperature

3.3 IMU

The IMU is connected to the RX72N via I2C with a dedicated interrupt and reset line.

Pin Connections:

- **SCL (Clock):** P52 (pin 54) — I2C clock
- **SDA (Data):** P50 (pin 56) — I2C data
- **INT (Interrupt):** P32 (pin 27) — active-low interrupt output from IMU to RX72N IRQ input

- **RST (Reset):** P83 (pin 58) — active-low reset, driven as GPIO output by RX72N
- **VDD:** 3.3V power supply
- **GND:** Ground

Required External Components:

- 4.7k Ω pull-up resistors on SCL and SDA lines (to 3.3V)
- 100nF decoupling capacitor near VDD pin

Firmware Implementation:

- Configure INT pin as IRQ input (falling-edge triggered)
- Assert RST low for ≥ 10 ms at startup to perform a hardware reset before initialisation
- Use I2C to read sensor data registers on each INT assertion

3.4 Motor Driver Interface Architecture

The DRV8243S motor drivers are controlled via PWM signals from the GPTW peripheral plus two dedicated GPIO lines per channel for sleep and output-disable control.

Real-Time Control (PWM):

- **Signals:** In2 (Phase) and In1 (Enable) from GPTW channels 0–3
- **Purpose:** Motor speed and direction control at 20 kHz PWM frequency
- **Update rate:** 100 Hz velocity commands from RPi5
- **Pin mapping:**
 - Motor 0: In2 = P23/GTIOC0A (pin 34), In1 = P17/GTIOC0B (pin 38)
 - Motor 1: In2 = P22/GTIOC1A (pin 35), In1 = PC3/GTIOC1B (pin 67)
 - Motor 2: In2 = PE3/GTIOC2A (pin 108), In1 = P86/GTIOC2B (pin 41)
 - Motor 3: In2 = PE7/GTIOC3A (pin 101), In1 = PC6/GTIOC3B (pin 61)

Sleep and Disable Control (GPIO):

- **nSLEEP:** Active-low sleep enable (GPIO output); assert low to enter low-power sleep mode, deassert to wake driver
- **DRVOFF:** Active-high driver output disable (GPIO output); assert high to disable all output FETs immediately without clearing driver state
- **Update rate:** Startup, fault recovery, or mode change only
- **Pin mapping:**
 - Motor 0: DRVOFF = P61 (pin 115), nSLEEP = P60 (pin 117)
 - Motor 1: DRVOFF = P63 (pin 113), nSLEEP = P62 (pin 114)
 - Motor 2: DRVOFF = PE0 (pin 111), nSLEEP = P64 (pin 112)

- Motor 3: DRVOFF = PE2 (pin 109), nSLEEP = PE1 (pin 110)

Design Rationale:

- PWM provides low-latency real-time control for motor speed and direction
- DRVOFF allows instantaneous output disable without losing driver configuration
- nSLEEP reduces quiescent current during idle periods
- Independent per-channel control allows selective motor disable for diagnostics

3.5 RX72N Configuration Tables

Table 14: Emulator Configuration Jumper Settings

Jumper Position	Configuration
Shorted Pin 1-2 (normal operation)	E1/E2 Lite normal debugging (use this mode for normal operation). Microcontroller single operation (without emulator)
Shorted Pin 2-3 (debug with E1/E2)	E1/E2 Lite debugging with Hot plug-in
All open	DO NOT SET

Table 15: Operation Configuration Mode DIP Switch Settings

Note: There are 2 USB-C ports. To flash we can use the SCI boot mode if we want to flash with the SCI USB-C. To flash we can use the USB0 boot mode if we want to flash with the USB0 USB-C.

Pin1	Pin2	UPSEL_CFG	OP Mode
OFF	X	X	Single Chip Mode
ON	OFF	X	SCI Boot Mode (SCI1)
ON	ON	1/2	USB (Bus Powered) (USB0)
ON	ON	2/3	USB (Self Powered) (USB0)

Table 16: UPSEL Power Configuration for USB Boot Mode

Jumper Position	Power Configuration for USB Boot Mode
Shorted Pin 1-2 (No battery pack)	Bus Powered
Shorted Pin 2-3 (Battery Pack)	Self Powered

Table 17: Required Pin States Upon Reset Release

To enter a mode capable of flashing firmware, the following pin configurations must be held when the **RES#** pin goes from Low to High:

Desired Flashing Mode	MD Pin Level	UB Pin Level	Interface Used
Boot Mode (SCI)	Low	Low	Serial (SCI1)
Boot Mode (USB)	Low	High	USB
Boot Mode (FINE)	Low → High*	Low	FINE Interface

*For FINE interface, the MD pin must be Low at reset release and then switched to High within 20 to 100 ms.

Table 18: SCI9 Firmware Configuration (MPC Settings)

Note: Pins are multiplexed. Firmware must explicitly configure the Multi-Function Pin Controller (MPC) as follows:

Step	Configuration
1. UNLOCK MPC	Unlock registers using the Write-Protect Register (PWPR)
2. PIN FUNCTION SELECT	PIN 78 (PB7) → TXD9: Set PB7PFS.PSEL[5:0] = 001010b (0x0A) PIN 79 (PB6) → RXD9: Set PB6PFS.PSEL[5:0] = 001010b (0x0A)
3. ENABLE PERIPHERAL	Set Port Mode Register (PMR) bit to '1' for both PB7 and PB6

USB-UART IC Configuration: Use Cypress configuration utility to enable BUSDETECT.

3.6 Raspberry Pi 5 Pinout

The RPi5 acts as the SPI controller and I2C controller; the RX72N is the peripheral on both buses. The following tables list the confirmed RX72N-side connections.

Table 19: SPI Interface – RPi5 to RX72N (RSPI2, 10 Mbps)

Signal	Direction	RPi5 GPIO	RX72N Port	RX72N Pin
SPI CS (active-low)	RPi5 → RX72N	TBD	PD4 / SSLC0	122
SPI SCLK	RPi5 → RX72N	TBD	PD3 / RSPCKC	123
CIPO	RX72N → RPi5	TBD	PD2 / MISOC	124
COPI	RPi5 → RX72N	TBD	PD1 / MOSIC	125
HOST_IRQ (active-low)	RX72N → RPi5	TBD	P67 / IRQ15	98

Table 20: I2C Interface – RPi5 to RX72N (RIIC0, FM+ capable)

Signal	Direction	RPi5 GPIO	RX72N Port	RX72N Pin
I2C SCL	RPi5 → RX72N	TBD	P12 / SCL0	45
I2C SDA	Bidirectional	TBD	P13 / SDA0	44

Note: RPi5 GPIO numbers are pending hardware verification and will be updated once validated on the physical board.

3.7 Additional Peripheral Connections

Status: Peripheral connections are pending hardware verification and will be documented once validated.

=====

=====

4 Protocol Buffer Style Guide

This section defines naming standards and conventions for all Protocol Buffer definitions in the STAR project, following Boston Dynamics style guidelines.

4.1 Terminology Standard

The project uses inclusive terminology following OSHWA (Open Source Hardware Association) standards.

Table 21: Communication Bus Terminology

Use	Avoid	Context
Controller / Peripheral	Master / Slave	I2C, SPI, 1 - Wire bus roles
COPI	MOSI	Controller Out, Peripheral In
CIPO	MISO	Controller In, Peripheral Out
Primary / Main	Master	Configuration structures

4.2 Protocol Buffer Naming Conventions(Boston Dynamics Style)

The STAR project follows Boston Dynamics' Protocol Buffer style guide for all .proto definitions.

Table 22: Protocol Buffer Naming Conventions

Element	Convention	Example
Package	Versioned namespace	<code>star.v1</code>
Messages	PascalCase	<code>VelocityCommand</code> , <code>BatteryState</code>
Fields	snake_case + unit suffix	<code>velocity_mps</code> , <code>temperature_celsius</code>
Enums	SCREAMING_SNAKE_CASE	<code>MOTOR_STATE_RUNNING</code>
Enum Zero Value	_UNKNOWN suffix	<code>STATUS_UNKNOWN = 0</code>
Enum Values	Type name prefix	<code>ROBOT_MODE_MANUAL</code>
RPC Pattern	{Verb} Request/Response	<code>SetVelocityRequest</code>

4.3 Unit Suffixes(MKS System)

All numeric fields use SI units with explicit suffixes .This eliminates unit ambiguity and enables automatic documentation generation.

Table 23: Standard Unit Suffixes

Suffix	Unit	Proto Example	C Example
<code>_m</code>	meters	<code>x_m</code>	<code>distance_m</code>
<code>_mps</code>	meters / second	<code>velocity_mps</code>	<code>speed_mps</code>
<code>_mps2</code>	m / s^2	<code>accel_x_mps2</code>	<code>acceleration_mps2</code>
<code>_rad</code>	radians	<code>angle_rad</code>	<code>heading_rad</code>
<code>_rad_per_s</code>	rad / second	<code>omega_rad_per_s</code>	<code>angular_vel_rad_per_s</code>
<code>_celsius</code>	degrees C	<code>temperature_celsius</code>	<code>motor_temp_celsius</code>
<code>_deci_celsius</code>	0.1°C	<code>temp_deci_celsius</code>	(BMS native format)
<code>_us</code>	microseconds	<code>timestamp_us</code>	<code>elapsed_us</code>
<code>_ms</code>	milliseconds	<code>timeout_ms</code>	<code>period_ms</code>
<code>_ma</code>	milliamps	<code>current_ma</code>	<code>motor_current_ma</code>
<code>_mv</code>	millivolts	<code>cell_mv</code>	<code>pack_voltage_mv</code>
<code>_mw</code>	milliwatts	<code>power_mw</code>	<code>consumption_mw</code>
<code>_percent</code>	0 –100%	<code>soc_percent</code>	<code>duty_cycle_percent</code>

4.4 General Documentation Standards

- Use Doxygen-compatible comments for all public APIs
- Document the “why” not just the “what”
- Keep configuration centralized in header files
- Avoid magic numbers – use named constants with comments
- Version hardware and firmware together using git tags

```

=====
=====

```

5 C Style Guide

This section defines comprehensive style guidelines for C firmware development in the STAR project. All firmware code for the RX72N and future platforms must follow these conventions to ensure consistency, maintainability, and safety in embedded systems development.

In this project, **Assembly code** and **Inline Assembly** should be used with extreme caution. While it can offer performance improvements or enable access to low-level hardware features, its use can make code harder to understand, maintain, and port. Always prefer writing in C unless absolutely necessary.

5.1 General Guidelines for ASM and Inline ASM

- **Avoid ASM When Possible** : Always try to write in C before resorting to assembly language. C compilers are highly optimized and can often produce efficient machine code that rivals hand - written assembly.
- **Document ASM Code Thoroughly** : Assembly code is often harder to understand than C, so it should be accompanied by thorough comments that explain **why** ASM was used, as well as what the code does.

```
1  /* Set register to zero using ASM */
2  mov r0,
3  #0 /* Initialize r0 to 0 */
```

- **Use Inline ASM Sparingly** : Inline assembly allows you to embed assembly instructions directly in C code. It should only be used when absolutely necessary, such as when interacting with hardware registers or performing CPU - specific optimizations.
- **Constrain the Scope of Inline ASM** : When using inline assembly, constrain its scope to as few lines as possible and avoid intermixing it with complex C logic. This helps isolate potential issues and reduces the risk of bugs.

```
1 void set_flag(void) {
2     asm volatile("mov r0, #1" : : : "r0"); /* Set flag in register r0 */
3 }
```

- **Always Use volatile for Inline ASM** : Inline assembly should be marked as `volatile` to prevent the compiler from optimizing it out.
- **Do Not Use Inline ASM for Optimizations** : Modern C compilers perform aggressive optimizations. Inline ASM should not be used to try and optimize code performance unless absolutely necessary, as it is often more error-prone than compiler optimizations.
- **Use Constraints Correctly**: When using inline ASM in C, use the appropriate constraints to inform the compiler how the assembly instructions interact with C variables.

```

1 int add(int a, int b) {
2     int result;
3     asm volatile("add %[r], %[a], %[b]"
4                 : [r] "=r"(result)      /* Output */
5                 : [a] "r"(a), [b] "r"(b) /* Inputs */
6     );
7     return result;
8 }

```

5.2 When to Use ASM and Inline ASM

- **Hardware Access:** Use ASM when direct hardware access is required and C alone cannot provide the necessary control (e.g., setting or clearing specific registers).
- **Performance Critical Code:** ASM may be justified in performance-critical sections where C compiler optimizations fall short, but this should be documented and used as a last resort.
- **CPU-Specific Instructions:** Use ASM for executing instructions that are unique to the target CPU (e.g., specific ARM or x86 instructions that are not exposed in C).

In this project, **assertions** are used as a tool to catch programming errors and invalid states during development. They help ensure that assumptions made in the code are correct, and they provide valuable debugging information when things go wrong. However, assertions should never be relied on to handle runtime errors or expected conditions in production code.

5.3 Guidelines

- **Use Assertions for Debugging :** Assertions are intended to catch conditions that should never occur during normal program execution. Use them to assert assumptions about the state of the program, such as parameter validation or invariants within algorithms.

```

1 #include <assert.h>
2
3 void
4 process_data(int *data) {
5     assert(data != NULL); /* Assert that data is not NULL */
6     /* Continue processing */
7 }

```

5.4 Platform-Specific Error Checking Macros

Different platforms provide error checking macros for development and debugging:

- **ESP32 (ESP-IDF):** ESP_ERROR_CHECK aborts on error, ESP_ERROR_CHECK_WITHOUT_ABORT logs but continues
- **RX72N:** Custom error checking macros following similar patterns
- **General Pattern:** Check return values and handle errors appropriately for your platform

Note : While platform - specific macros are useful during development, production code should use explicit error handling with proper cleanup and recovery mechanisms .

Proper brace placement makes code cleaner and easier to read. This section establishes consistent brace conventions used throughout the STAR firmware codebase.

5.5 General Rules

- **Always Use Braces for Control Statements :** Every `if` , `for` , `while`, or similar control structure must have braces, even for single statements.
- **Same Line for Control Structures and Blocks :** For control structures like `if` , `for` , `while` , and blocks like structs and enums, always place the opening brace `{` on the same line as the statement.
- **Functions Have Braces on a New Line:** The only exception to the same-line rule is for functions, where the opening brace goes on its own line.

5.6 Control Structures

Opening brace on the **same line** as the control statement.

```

1      /* CORRECT - if/else with braces on same line */
2      if (ret != RX_OK) {
3          RX_LOG_ERROR(s_TAG, "Operation failed: %s", rx_err_to_name(ret));
4          return ret;
5      }
6
7      if (manager == NULL) {
8          return RX_ERR_INVALID_ARG;
9      } else if (manager->mutex == NULL) {
10         return RX_ERR_INVALID_STATE;
11     } else {
12         /* Proceed with operation */
13     }
14
15     /* CORRECT - Single statement still requires braces */
16     if (pin < 0 || pin >= GPIO_NUM_MAX) {
17         return RX_OK; /* Not an error, pin is not used */
18     }
19
20     /* WRONG - Missing braces */
21     if (ret != RX_OK)
22         return ret;
23
24     /* WRONG - Brace on new line */
25     if (ret != RX_OK) {
26         return ret;
27     }

```

5.6.1 For Loops

```

1      /* CORRECT - for loop with brace on same line */
2      for (star_bus_config_t *curr = manager->buses; curr;
3           curr = curr->next) {
4          if (curr->name && strcmp(curr->name, name) == 0) {
5              found_bus = curr;
6              break;
7          }
8      }
9
10     for (uint32_t i = 0; i < SPI_HOST_MAX; ++i) {
11         manager->spi_host_initialized[i] = false;
12         manager->spi_device_count[i] = 0;
13     }
14
15     /* WRONG */
16     for (uint32_t i = 0; i < count; ++i)
17         process_item(i); /* Missing braces */

```

5.6.2 While Loops

```

1      /* CORRECT - while loop with brace on same line */
2      while (curr) {
3          star_bus_config_t *next = curr->next;
4          esp_err_t destroy_result = star_bus_config_destroy(curr);
5          if (destroy_result != RX_OK && first_error == RX_OK) {
6              first_error = destroy_result;
7          }
8          curr = next;
9      }
10
11     while (error_handler_can_retry(&handler)) {
12         ret = attempt_operation();
13         if (ret == RX_OK) {
14             break;
15         }
16     }
17
18     /* WRONG */
19     while (curr) {
20         process_node(curr); /* Brace on new line */
21         curr = curr->next;
22     }

```

5.7 Functions

Opening brace on a **new line** for function definitions.

```

1      /* CORRECT - Function brace on new line */
2      rx_err_t
3      star_bus_manager_init(star_bus_manager_t * manager, const
4                           char *tag,
5                           star_error_interface_t *error_iface,

```

```

5         star_pin_interface_t *pin_iface) {
6     RX_RETURN_ON_FALSE(manager, RX_ERR_INVALID_ARG, s_TAG,
7         "Manager pointer is NULL");
8
9     manager->buses = NULL;
10    manager->error_iface = error_iface;
11    manager->pin_iface = pin_iface;
12
13    /* ... */
14
15    return RX_OK;
16 }
17
18 static rx_err_t internal_register_bus_pin(
19     star_pin_interface_t * pin_iface, gpio_num_t pin,
20     const char *bus_name, const char *usage, bool can_be_shared) {
21     if (pin < 0 || pin >= GPIO_NUM_MAX) {
22         return RX_OK;
23     }
24     /* ... */
25 }
26
27 /* WRONG - Function brace on same line */
28 rx_err_t star_bus_manager_init(star_bus_manager_t * manager, ...) {
29     /* ... */
30 }

```

5.8 Structs and Enums

Opening brace on the **same line** as the typedef / struct / enum keyword.

```

1     /* CORRECT - Struct brace on same line */
2     typedef struct star_bus_manager {
3         star_bus_config_t *buses;
4         SemaphoreHandle_t mutex;
5         const char *tag;
6         star_error_interface_t *error_iface;
7         star_pin_interface_t *pin_iface;
8         bool spi_host_initialized[SPI_HOST_MAX];
9         int spi_device_count[SPI_HOST_MAX];
10    } star_bus_manager_t;
11
12    /* CORRECT - Enum brace on same line */
13    typedef enum {
14        k_star_bus_type_none,
15        k_star_bus_type_i2c,
16        k_star_bus_type_spi,
17        k_star_bus_type_gpio,
18        k_star_bus_type_adc,
19        k_star_bus_type_count,
20    } star_bus_type_t;
21
22    /* CORRECT - Union brace on same line */
23    union {

```

```

24     star_i2c_bus_config_t i2c;
25     star_spi_bus_config_t spi;
26     star_gpio_bus_config_t gpio;
27     star_adc_bus_config_t adc;
28 } proto;
29
30 /* WRONG - Brace on new line */
31 typedef struct star_bus_manager {
32     /* ... */
33 } star_bus_manager_t;

```

5.9 Initializer Lists

Opening brace on the **same line** as the assignment.

```

1     /* CORRECT - Initializer brace on same line */
2     star_bus_event_t event = {
3         .bus_type = k_star_bus_type_i2c,
4         .bus_name = config->name,
5         .i2c = {
6             .port = port, .address = address, .is_write = true, .len =
7                 len}};
8
9     spi_device_interface_config_t spi_dev_cfg = {
10         .clock_speed_hz = 10 * 1000 * 1000,
11         .mode = 0,
12         .spics_io_num = GPIO_NUM_5,
13         .queue_size = 7,
14         .pre_cb = NULL,
15         .post_cb = NULL,
16     };
17
18     /* CORRECT - Short initializers can be on one line */
19     i2c_config_t i2c_conf = {.mode = I2C_MODE_MASTER};
20
21     /* WRONG - Brace on new line */
22     star_bus_event_t event = {
23         .bus_type = k_star_bus_type_i2c,
24         /* ... */
25     };

```

5.10 Closing Brace Placement

Closing braces are always on their own line, except for `else`, `else if`, and `while` in `do-while`.

```

1     /* CORRECT - else on same line as closing brace */
2     if (ret != RX_OK) {
3         handle_error(ret);
4     }
5     else {
6         continue_operation();
7     }

```

```

8
9  /* CORRECT - do-while */
10 do {
11     ret = try_operation();
12 } while (ret == RX_ERR_TIMEOUT && retries-- > 0);
13
14 /* CORRECT - else if chain */
15 if (config->type == k_star_bus_type_i2c) {
16     /* Handle I2C */
17 } else if (config->type == k_star_bus_type_spi) {
18     /* Handle SPI */
19 } else {
20     /* Handle other */
21 }

```

5.11 Summary Table

Construct	Opening Brace Position
Functions	New line
if/else/else if	Same line
for	Same line
while	Same line
do-while	Same line
switch	Same line
struct	Same line
enum	Same line
union	Same line
Initializer lists	Same line

Switch statements follow specific formatting rules to ensure consistency and readability throughout the STAR firmware codebase.

5.12 General Rules

- **Same Line for Switch and Opening Brace** : The opening brace `{` for a `switch` statement should be on the same line as the `switch` keyword.
- **Braces for Case Blocks** : Each `case` should have its own block of code enclosed in braces `{}`.
- **Break Statements**: Every case must end with `break`, `return`, or a fall-through comment.
- **Default Case**: Always include a `default` case, even if it only logs a warning.

5.13 Basic Switch Structure

```

1     /* CORRECT - from star_bus_manager.c */
2     switch (config->type) {
3         case k_star_bus_type_i2c: {
4             ret =

```



```

5     internal_register_bus_pin(pin_iface,
6         config->proto.i2c.config.sda_io_num,
7         config->name, "I2C SDA", true);
8     if (ret != RX_OK && first_error == RX_OK) {
9         first_error = ret;
10    }
11
12    ret =
13        internal_register_bus_pin(pin_iface,
14            config->proto.i2c.config.scl_io_num,
15            config->name, "I2C SCL", true);
16    if (ret != RX_OK && first_error == RX_OK) {
17        first_error = ret;
18    }
19    break;
20 }
21
22 case k_star_bus_type_spi: {
23     ret = internal_register_bus_pin(pin_iface,
24         config->proto.spi.copi_io_num,
25         config->name, "SPI COPI", true);
26     if (ret != RX_OK && first_error == RX_OK) {
27         first_error = ret;
28     }
29     /* ... more pin registrations ... */
30     break;
31 }
32
33 default: {
34     RX_LOG_DEBUG(s_TAG, "No pin registration for bus type: %d",
35         config->type);
36     break;
37 }
38 }

```

5.14 Case Block Braces

Each case must have its own braces. This prevents variable scope issues and improves readability.

```

1     /* CORRECT - Each case has braces */
2     switch (bus_type) {
3         case k_star_bus_type_i2c: {
4             i2c_port_t port = config->proto.i2c.port; /* Local variable */
5             uint8_t address = config->proto.i2c.address;
6             RX_LOG_INFO(s_TAG, "I2C bus on port %d, address 0x%02X", port,
7                 address);
8             break;
9         }
10        case k_star_bus_type_spi: {
11            spi_host_device_t host = config->proto.spi.host; /* Different scope */
12            RX_LOG_INFO(s_TAG, "SPI bus on host %d", host);
13            break;
14        }
15    }

```

```

14     case k_star_bus_type_gpio: {
15         uint8_t pin_count = config->proto_gpio.pin_count;
16         RX_LOG_INFO(s_TAG, "GPIO bus with %d pins", pin_count);
17         break;
18     }
19     default: {
20         RX_LOG_WARN(s_TAG, "Unknown bus type: %d", bus_type);
21         break;
22     }
23 }
24
25 /* WRONG - Missing braces */
26 switch (bus_type) {
27     case k_star_bus_type_i2c:
28         handle_i2c();
29         break;
30     case k_star_bus_type_spi:
31         handle_spi();
32         break;
33 }

```

5.15 Break Statement Requirements

Every case must have a clear exit: **break**, **return**, or explicit fall - through.

```

1         /* CORRECT - Using break */
2         switch (config->type) {
3             case k_star_bus_type_i2c: {
4                 process_i2c(config);
5                 break;
6             }
7             case k_star_bus_type_spi: {
8                 process_spi(config);
9                 break;
10            }
11            default: {
12                break;
13            }
14        }
15
16        /* CORRECT - Using return */
17        const char *star_bus_type_to_string(star_bus_type_t type) {
18            switch (type) {
19                case k_star_bus_type_none: {
20                    return "NONE";
21                }
22                case k_star_bus_type_i2c: {
23                    return "I2C";
24                }
25                case k_star_bus_type_spi: {
26                    return "SPI";
27                }
28                case k_star_bus_type_gpio: {
29                    return "GPIO";

```

```

30     }
31     case k_star_bus_type_adc: {
32         return "ADC";
33     }
34     case k_star_bus_type_count: {
35         return "COUNT";
36     }
37     default: {
38         return "UNKNOWN";
39     }
40 }
41 }
42
43 /* CORRECT - Explicit fall-through (rare, must be commented) */
44 switch (priority) {
45 case PRIORITY_CRITICAL: {
46     log_critical(message);
47     /* FALLTHROUGH */
48 }
49 case PRIORITY_HIGH: {
50     notify_admin(message);
51     /* FALLTHROUGH */
52 }
53 case PRIORITY_NORMAL: {
54     log_message(message);
55     break;
56 }
57 default: {
58     break;
59 }
60 }

```

5.16 Default Case Handling

Always include a default case. Use it for error handling or logging unexpected values.

```

1 /* CORRECT - Default case logs warning */
2 switch (curr->type) {
3     case k_star_bus_type_i2c: {
4         reg_result =
5             register_pin_if_valid(curr->proto.i2c.config.sda_io_num, bus_name,
6                                 "I2C SDA", reg_func, user_ctx, true);
7
8         /* ... */
9         break;
10    }
11    case k_star_bus_type_spi: {
12        reg_result = register_pin_if_valid(curr->proto.spi.copi_io_num,
13                                          bus_name,
14                                          "SPI COPI", reg_func, user_ctx,
15                                          true);
16
17        /* ... */
18        break;
19    }
20    default: {

```

```

17     RX_LOG_WARN(manager->tag,
18                 "Skipping pin registration for "
19                 "unsupported bus type: %d",
20                 curr->type);
21     break;
22 }
23 }
24
25 /* CORRECT - Default case returns error for invalid input */
26 rx_err_t process_bus_type(star_bus_type_t type) {
27     switch (type) {
28         case k_star_bus_type_i2c: {
29             return process_i2c();
30         }
31         case k_star_bus_type_spi: {
32             return process_spi();
33         }
34         default: {
35             RX_LOG_ERROR(s_TAG, "Invalid bus type: %d", type);
36             return RX_ERR_INVALID_ARG;
37         }
38     }
39 }

```

5.17 Switch on Enum Types

When switching on an enum, consider handling all values explicitly.

```

1     /* CORRECT - All enum values handled */
2     switch (config->type) {
3 case k_star_bus_type_none: {
4     RX_LOG_WARN(s_TAG, "Bus type is NONE - skipping");
5     break;
6 }
7 case k_star_bus_type_i2c: {
8     /* Initialize I2C */
9     break;
10 }
11 case k_star_bus_type_spi: {
12     /* Initialize SPI */
13     break;
14 }
15 case k_star_bus_type_gpio: {
16     /* Initialize GPIO */
17     break;
18 }
19 case k_star_bus_type_adc: {
20     /* Initialize ADC */
21     break;
22 }
23 case k_star_bus_type_count: {
24     /* Sentinel value - should never be used */
25     RX_LOG_ERROR(s_TAG, "Invalid bus type: count sentinel");
26     return RX_ERR_INVALID_ARG;

```

```
27 }
28  /* No default needed when all enum values are handled */
29  /* Compiler warns if new enum values are added */
30 }
```

5.18 Indentation

Case labels are at the same indentation level as the switch. Case body is indented one level.

```
1      /* CORRECT indentation */
2      switch (state) {
3  case STATE_IDLE: {
4      /* Case body indented */
5      if (condition) {
6          /* Nested code further indented */
7      }
8      break;
9  }
10 case STATE_RUNNING: {
11     process_running();
12     break;
13 }
14 default: {
15     break;
16 }
17 }
18
19 /* WRONG - Case labels indented */
20 switch (state) {
21 case STATE_IDLE: {
22     break;
23 }
24 }
```

5.19 Summary

- Opening brace on same line as **switch**
- Each **case** has its own braces { ... }
- Every case ends with **break**, **return**, or fall - through comment
- Always include **default** case
- Case labels at switch indentation level
- Case body indented one level inside braces

The maximum line length is **80 characters**. Lines longer than this should be split.

- **Break at Natural Points:** Break lines at natural points, such as after operators.
- **Indentation for Continuation Lines :** When breaking lines, ensure the continued line is indented properly.

All functions must include Doxygen comments. This section establishes comprehensive commenting standards for the STAR firmware codebase.

5.20 General Commenting Guidelines

- **Use Block Comments** (*/* */*): Always prefer block comments over line comments (*//*).
- **Explain Why, Not What** : Comments should explain the reasoning behind code, not what the code does(which should be clear from the code itself) .
- **Keep Comments Updated** : Outdated comments are worse than no comments .
- **English Only** : All comments must be in English.

```

1      /* CORRECT - Block comment style */
2      /* Initialize the mutex for thread-safe access */
3      manager->mutex = xSemaphoreCreateMutex();
4
5      /* WRONG - Line comment style */
6      // Initialize the mutex for thread-safe access
7      manager->mutex = xSemaphoreCreateMutex();

```

5.21 File Header Comments

Every source and header file should begin with a file path comment, followed by include guards (for headers) and a `@file` Doxygen block for headers with significant content.

```

1      /* lib/star_bus/include/star_bus_manager.h */
2
3      #ifndef STAR_COMPONENT_BUS_MANAGER_H
4      #define STAR_COMPONENT_BUS_MANAGER_H
5
6      #ifdef __cplusplus
7      extern "C" {
8      #endif
9
10     #include "esp_err.h"
11     #include "star_bus_manager_types.h"
12
13     /**
14      * @file star_bus_manager.h
15      * @brief Unified bus manager for I2C, SPI, GPIO, and other bus
16      * protocols
17      *
18      * The bus manager provides a central registry for managing multiple bus
19      * configurations. It supports dependency injection of error handlers
20      * and
21      * pin validators for loose coupling.
22      *
23      * Key Features:
24      * - Thread-safe bus management with mutex protection
25      * - Support for multiple bus types (I2C, SPI, GPIO, DHT22, etc.)
26      * - Automatic pin registration and conflict detection

```

```

25  * - Safe bus access via callback pattern (prevents use-after-free)
26  *
27  * Example Usage:
28  * @code
29  * // === Basic Bus Manager Setup ===
30  *
31  * #include "star_bus_manager.h"
32  * #include "star_bus_config.h"
33  * #include "star_error_handler.h"
34  *
35  * // 1. Create error handler and pin validator interfaces
36  * error_handler_t error_handler;
37  * error_handler_init(&error_handler, 3, 100, 5000, NULL, NULL);
38  *
39  * star_error_interface_t error_iface;
40  * star_pin_interface_t pin_iface;
41  * error_handler_get_interface(&error_iface, &error_handler);
42  * pin_validator_get_interface(&pin_iface);
43  *
44  * // 2. Initialize bus manager with dependency injection
45  * star_bus_manager_t bus_manager;
46  * star_bus_manager_init(&bus_manager, "main", &error_iface,
47  *                       &pin_iface);
48  * @endcode
49  */

```

5.22 Source File Header

Source files begin with a file path comment.

```

1      /* lib/star_bus/src/star_bus_manager.c */
2
3  #include "star_bus_manager.h"
4
5  #include "freertos/FreeRTOS.h"
6  #include "freertos/semphr.h"
7      /* ... */

```

5.23 Doxygen Documentation

5.23.1 Function Documentation

All public functions must have Doxygen documentation in the header file.

```

1  /**
2   * @brief Initialize a bus manager instance.
3   *
4   * Allocates resources (like a mutex) for the manager. Must be
5   * called
6   * before any other manager functions.
7   *
8   * @param[out] manager      Pointer to bus manager structure to
9   *                           initialize.

```

```

8      *                               Must not be NULL.
9      * @param[in] tag                 Optional tag string for logging
      *                               associated with
10     *                               this manager instance. If NULL or empty,
      *                               a
11     *                               default tag is used.
12     * @param[in] error_iface Optional error handler interface (can be
      *                               NULL).
13     * @param[in] pin_iface  Optional pin validator interface (can be
      *                               NULL).
14     * @return rx_err_t RX_OK on success, RX_ERR_INVALID_ARG if manager
15     *                               is NULL, ESP_ERR_NO_MEM if mutex creation
      *                               fails.
16     */
17     rx_err_t
18     star_bus_manager_init(star_bus_manager_t * manager, const char *tag,
19                          star_error_interface_t *error_iface,
20                          star_pin_interface_t *pin_iface);

```

5.23.2 Parameter Direction Markers

Use [in], [out], or [in,out] to indicate parameter direction.

```

1  /**
2  * @brief Write data to an I2C device register.
3  *
4  * @param[in] config      Pointer to I2C bus configuration.
5  * @param[in] data        Pointer to data buffer to write.
6  * @param[in] len         Number of bytes to write.
7  * @param[in] reg_addr    Target register address.
8  * @param[out] bytes_written Pointer to store actual bytes written.
9  *                        Can be NULL if not needed.
10 * @return rx_err_t RX_OK on success.
11 */
12 static rx_err_t internal_star_bus_i2c_write(const star_bus_config_t*
      config,
13 const uint8_t*      data,
14 size_t              len,
15 uint8_t             reg_addr,
16 size_t*             bytes_written);
17
18 /**
19 * @brief Record an error and manage retry/reset logic
20 *
21 * @param[in,out] handler  Pointer to error handler structure
22 * @param[in] error        Error code that occurred
23 * @param[in] description  Human-readable description of the error
24 * @param[in] file         Source file where error occurred
25 * @param[in] line         Line number where error occurred
26 * @param[in] func         Function name where error occurred
27 * @return RX_OK if error was handled, or the original error code.
28 */
29 rx_err_t error_handler_record_error(error_handler_t * handler, rx_err_t
      error,

```



```

30         const char *description, const char
31             *file,
32             int32_t line, const char *func);

```

5.23.3 Code Examples with @code / @endcode

Include usage examples in documentation blocks.

```

1  /**
2   * @file star_error_interface.h
3   * @brief Error handler interface for dependency inversion
4   *
5   * Example Usage:
6   * @code
7   * // === Creating and Using Error Interface ===
8   *
9   * #include "star_error_interface.h"
10  * #include "star_error_handler.h"
11  *
12  * // 1. Create concrete error handler
13  * error_handler_t error_handler;
14  * error_handler_init(&error_handler, 3, 100, 5000, NULL, NULL);
15  *
16  * // 2. Get interface from implementation
17  * star_error_interface_t error_iface;
18  * error_handler_get_interface(&error_iface, &error_handler);
19  *
20  * // 3. Inject into components that need error handling
21  * star_bus_manager_init(&bus_manager, "main", &error_iface,
22  *                       &pin_iface);
23  *
24  * // 4. Use the interface
25  * if (error_iface.can_retry(error_iface.ctx)) {
26  *     // Retry operation...
27  * }
28  * @endcode
29  */

```

5.23.4 Struct Member Documentation

Document struct members inline with Doxygen.

```

1  /**
2   * @brief Bus configuration structure (common part).
3   */
4  typedef struct star_bus_config {
5  const char *name;           /**< Unique name for this bus/device instance */
6  star_bus_type_t type;      /**< Type of bus (I2C, SPI, etc.) */
7  bool initialized;         /**< Whether this bus has been initialized */
8  void *handle;             /**< Driver/device handle */
9  void *user_ctx;           /**< User context pointer for callbacks */
10
11  union {

```

```

12     star_i2c_bus_config_t i2c;    /**< I2C-specific configuration */
13     star_spi_bus_config_t spi;    /**< SPI-specific configuration */
14     star_gpio_bus_config_t gpio;  /**< GPIO-specific configuration */
15     star_adc_bus_config_t adc;    /**< ADC-specific configuration */
16 } proto;
17
18     struct star_bus_config *next; /**< Next bus config in linked list */
19 } star_bus_config_t;

```

5.24 Special Comment Keywords

Use these keywords to mark special comments for tracking.

```

1  /* TODO: Implement retry logic for I2C bus reset */
2
3  /* FIXME: Memory leak when bus removal fails mid-operation */
4
5  /* BUG: Race condition possible if mutex timeout is too short */
6
7  /* XXX: This code assumes little-endian byte order */
8
9  /* NOTE: ESP-IDF uses mosi_io_num internally - we map to COPI here */
10
11 /* WARNING: Must hold mutex before calling this function */

```

5.24.1 Keyword Definitions

- **TODO** : Work that needs to be done but is not urgent.
- **FIXME** : Known bugs or issues that need to be fixed.
- **BUG** : Confirmed bugs in the code.
- **XXX** : Dangerous or hacky code that works but should be reviewed.
- **NOTE** : Important information about the code.
- **WARNING** : Critical information that must be understood before modifying.

5.25 Section Comments

Use section comments to organize code within files.

```

1     /* === Includes === */
2 #include "freertos/FreeRTOS.h"
3 #include "star_bus_manager.h"
4
5     /* === Constants === */
6     static const char *s_TAG = "STAR_BUS_MANAGER";
7
8     /* === Private Function Prototypes === */
9     static esp_err_t internal_register_bus_pin(...);
10

```

```

11  /* === Public Functions === */
12  esp_err_t star_bus_manager_init(...) { /* ... */
13
14  /* === Private Functions === */
15  static rx_err_t internal_register_bus_pin(...) { /* ... */
16
17  /* --- Pin Registration Helpers --- */
18  /* Subsection within a section */

```

5.26 Aligned Comments

Align comments after declarations for improved readability.

```

1  typedef struct error_handler {
2      uint32_t error_count;           /**< Total errors recorded */
3      uint32_t max_retries;          /**< Max retry attempts */
4      uint32_t current_retry;        /**< Current retry counter */
5      uint32_t base_retry_delay;     /**< Base delay (ms) */
6      uint32_t max_retry_delay;      /**< Max delay (ms) */
7      uint32_t current_retry_delay;  /**< Current delay with backoff */
8      rx_err_t last_error;           /**< Last recorded error code */
9      bool in_error_state;           /**< Whether in error state */
10     void *reset_context;            /**< Context for reset function */
11     SemaphoreHandle_t mutex;        /**< Mutex for thread-safety */
12
13     rx_err_t (*reset_fn)(void *context); /**< Optional reset function */
14 } error_handler_t;

```

5.27 Implementation Comments

Comments within function bodies explain non - obvious logic.

```

1  rx_err_t star_bus_manager_add_bus(
2      star_bus_manager_t * manager, star_bus_config_t * config) {
3      /* Validate inputs using ESP-IDF macro */
4      RX_RETURN_ON_FALSE(manager && config, RX_ERR_INVALID_ARG, s_TAG,
5                          "Manager or config pointer is NULL");
6
7      rx_err_t ret = RX_OK;
8
9      /* Acquire mutex with timeout to prevent deadlock */
10     if (xSemaphoreTake(manager->mutex,
11                        pdMS_TO_TICKS(CONFIG_STAR_KCONFIG_BUS_MUTEX_TIMEOUT_MS))
12         !=
13         pdTRUE) {
14         RX_LOG_ERROR(manager->tag, "Timeout acquiring mutex");
15         return RX_ERR_TIMEOUT;
16     }
17
18     /* Check for duplicate name - bus names must be unique */
19     for (star_bus_config_t *curr = manager->buses; curr; curr = curr->next)
20     {
21         if (curr->name && strcmp(curr->name, config->name) == 0) {

```

```

20     ret = RX_ERR_INVALID_STATE;
21     goto add_give_mutex; /* Single exit point pattern */
22 }
23 }
24
25 /* Initialize hardware before adding to list
26 * This ensures manager's SPI host tracking is updated correctly */
27 if (!config->initialized) {
28     ret = star_bus_config_init(config, manager);
29     if (ret != RX_OK) {
30         goto add_give_mutex;
31     }
32 }
33
34 /* Add to head of list (O(1) insertion) */
35 config->next = manager->buses;
36 manager->buses = config;
37
38 add_give_mutex:
39     xSemaphoreGive(manager->mutex);
40     return ret;
41 }

```

5.28 Private Function Documentation

Static functions should have brief documentation in the source file.

```

1  /**
2  * @brief Helper to register a single pin via the interface
3  */
4  static rx_err_t
5  internal_register_bus_pin(star_pin_interface_t * pin_iface,
6                          gpio_num_t pin,
7                          const char *bus_name, const char *usage,
8                          bool can_be_shared) {
9
10     if (pin < 0 || pin >= GPIO_NUM_MAX) {
11         return RX_OK; /* Not an error, pin is not used */
12     }
13
14     if (!pin_iface || !pin_iface->register_pin) {
15         return RX_OK; /* No interface, skip registration */
16     }
17
18     /* Create description: "BusName: Usage" (e.g., "I2C0: SDA") */
19     char desc[64];
20     snprintf(desc, sizeof(desc), "%s: %s", bus_name, usage);
21
22     return pin_iface->register_pin(pin_iface->ctx, pin, desc,
23                                   can_be_shared);
24 }

```

5.29 Summary

- Use block comments (`/* */`), never line comments (`/**`)
- Document all public functions with Doxygen in headers
- Use `[in]`, `[out]`, `[ in, out ]` for parameter direction
- Include `@code/@endcode` examples in file and complex function docs
- Use `TODO`, `FIXME`, `BUG`, `XXX`, `NOTE`, `WARNING` keywords for tracking
- Align comments after struct members for readability
- Use section comments to organize source files

This section outlines the best practices for ensuring thread-safe and efficient concurrent programming.

5.30 RTOS Types, Mutexes, Semaphores, and Atomic Operations

- **RTOS Types:** Use RTOS types when developing for embedded systems like ESP32.
- **Mutexes:** Use a mutex when you need **exclusive access** to a shared resource.
- **Semaphores:** Use semaphores when you need to manage **shared resources** that multiple threads can access simultaneously.
- **Atomic Operations:** Use atomic operations when working with **simple data types** such as counters or flags.

This section establishes the standards for defining and using enumerations in the STAR firmware codebase.

5.31 General Rules

- **Enum Names Should End in `_t`** : All enum types should end with `_t` .
- **Use Snake Case for Enum Values** : All enum values should follow `snake_case` naming conventions.
- **Enum Values Should Start with `k_`**: To distinguish enum members from other constants, values should start with `k_`.
- **Use `typedef`**: Always use `typedef` to define the enum type.
- **Include Count Sentinel**: Include a `_count` sentinel value for iteration.

5.32 Basic Enum Structure

```

1      /* CORRECT - from star_bus_common_types.h */
2      typedef enum {
3          k_star_bus_type_none,    /**< No bus type specified */
4          k_star_bus_type_i2c,    /**< I2C bus */
5          k_star_bus_type_spi,    /**< SPI bus */
6          k_star_bus_type_gpio,   /**< GPIO bus */
7          k_star_bus_type_adc,    /**< ADC bus */
8          k_star_bus_type_count,  /**< Number of bus types (sentinel) */
9      } star_bus_type_t;
10
11     /* WRONG - Various style violations */
12     typedef enum {
13         STAR_BUS_TYPE_I2C,    /* Missing k_ prefix */
14         StarBusTypeSpi,      /* PascalCase not allowed */
15         star_bus_type_gpio,   /* Missing k_ prefix */
16     } bad_enum_style;        /* Missing _t suffix */

```

5.33 Explicit Value Assignment

Assign explicit values when needed for stability or compatibility.

```

1      /* CORRECT - Explicit values for protocol compatibility */
2      typedef enum {
3          k_error_none = 0,    /**< No error */
4          k_error_minor = 1,   /**< Minor error, operation can continue */
5          k_error_major = 2,   /**< Major error, operation should stop */
6          k_error_fatal = 3,   /**< Fatal error, system needs reset */
7          k_error_count = 4,   /**< Number of error levels */
8      } error_level_t;
9
10     /* CORRECT - Bit flags with explicit values */
11     typedef enum {
12         k_bus_flag_none = 0x00,    /**< No flags */
13         k_bus_flag_initialized = 0x01, /**< Bus is initialized */
14         k_bus_flag_busy = 0x02,    /**< Bus is busy */
15         k_bus_flag_error = 0x04,    /**< Bus has error */
16         k_bus_flag_dma = 0x08,     /**< DMA enabled */
17     } bus_flags_t;

```

5.34 Documentation

Document each enum value with Doxygen comments.

```

1      /**
2       * @brief Types of supported bus interfaces.
3       */
4      typedef enum {
5          k_star_bus_type_none,    /**< No bus type specified */
6          k_star_bus_type_i2c,    /**< I2C bus */
7          k_star_bus_type_spi,    /**< SPI bus */
8          k_star_bus_type_gpio,   /**< GPIO bus */

```

```

9      k_star_bus_type_adc,    /**< ADC bus */
10     k_star_bus_type_count, /**< Number of bus types */
11     } star_bus_type_t;

```

5.35 Enum to String Functions

Provide a string conversion function for each enum type.

```

1  /* In header file */
2  const char* star_bus_type_to_string(star_bus_type_t type);
3
4  /* In source file */
5  const char *star_bus_type_to_string(star_bus_type_t type) {
6      switch (type) {
7          case k_star_bus_type_none: {
8              return "NONE";
9          }
10         case k_star_bus_type_i2c: {
11             return "I2C";
12         }
13         case k_star_bus_type_spi: {
14             return "SPI";
15         }
16         case k_star_bus_type_gpio: {
17             return "GPIO";
18         }
19         case k_star_bus_type_adc: {
20             return "ADC";
21         }
22         case k_star_bus_type_count: {
23             return "COUNT";
24         }
25         default: {
26             return "UNKNOWN";
27         }
28     }
29 }
30
31 /* Usage */
32 RX_LOG_INFO(s_TAG, "Added bus config: %s (Type: %s)", config->name,
33             star_bus_type_to_string(config->type));

```

5.36 Using the Count Sentinel

The `_count` value enables iteration and array sizing.

```

1  /* Array indexed by enum */
2  static const char *s_bus_type_names[k_star_bus_type_count] = {
3      [k_star_bus_type_none] = "NONE", [k_star_bus_type_i2c] = "I2C",
4      [k_star_bus_type_spi] = "SPI",   [k_star_bus_type_gpio] = "GPIO",
5      [k_star_bus_type_adc] = "ADC",
6  };
7

```

```

8  /* Iteration using count */
9  for (star_bus_type_t type = k_star_bus_type_none; type <
    k_star_bus_type_count;
10      ++type) {
11      RX_LOG_INFO(s_TAG, "Bus type %d: %s", type, s_bus_type_names[type]);
12  }
13
14  /* Validation using count */
15  if (type >= k_star_bus_type_count) {
16      RX_LOG_ERROR(s_TAG, "Invalid bus type: %d", type);
17      return RX_ERR_INVALID_ARG;
18  }

```

5.37 Switch Statement Pattern

Always handle all enum values or include a default case.

```

1      /* All values handled explicitly */
2      switch (config->type) {
3          case k_star_bus_type_none: {
4              RX_LOG_WARN(s_TAG, "Bus type is NONE - skipping");
5              break;
6          }
7          case k_star_bus_type_i2c: {
8              ret = init_i2c_bus(config);
9              break;
10         }
11         case k_star_bus_type_spi: {
12             ret = init_spi_bus(config);
13             break;
14         }
15         case k_star_bus_type_gpio: {
16             ret = init_gpio_bus(config);
17             break;
18         }
19         case k_star_bus_type_adc: {
20             ret = init_adc_bus(config);
21             break;
22         }
23         case k_star_bus_type_count: {
24             /* Sentinel value should never be used */
25             RX_LOG_ERROR(s_TAG, "Invalid bus type: count sentinel");
26             return RX_ERR_INVALID_ARG;
27         }
28         /* No default - compiler warns if new enum values added */
29     }

```

5.38 Forward Declaration

Enums can be forward-declared for header dependency reduction.

```

1  /* Define enum with explicit underlying type (C23) before typedef */
2  enum star_bus_type : int32_t {

```



```

3   k_star_bus_type_none ,
4   k_star_bus_type_i2c ,
5   /* ... */
6 };
7 typedef enum star_bus_type star_bus_type_t;
8
9  /* Or forward-declare in header, define in source (C23 with underlying
10     type) */
11 /* In header: */
12 enum star_bus_type : int32_t; /* Forward declaration with explicit type
13     */
14 typedef enum star_bus_type star_bus_type_t;
15
16 /* In source: */
17 enum star_bus_type : int32_t {
18     k_star_bus_type_none ,
19     k_star_bus_type_i2c ,
20     /* ... */
21 };

```

5.39 Naming Convention Summary

Element	Convention	Example
Type name	snake_case_t	star_bus_type_t
Member prefix	k_	k_star_bus_type_i2c
Member naming	snake_case	k_star_bus_type_i2c
Count sentinel	_count	k_star_bus_type_count
String function	_to_string	star_bus_type_to_string

This section establishes error handling patterns for the STAR firmware codebase (RX72N and future targets).

5.40 General Principles

- **Return Error Codes:** Functions should return error codes via `esp_err_t`.
- **Check All Return Values:** Never ignore return values from functions that can fail.
- **Use goto for Clean - up:** Use `goto` to jump to a clean-up section when multiple resources need release.
- **Fail Fast:** Return early on invalid arguments or precondition failures.

5.41 Platform Error Codes

Use platform-specific error codes consistently. STAR defines generic error types that map to platform implementations.

```

1  /* Generic STAR error codes (map to platform-specific implementations) */
2  RX_OK                          /* Success */
3  RX_ERR_FAIL                    /* Generic failure */
4  RX_ERR_NO_MEM                 /* Out of memory */

```

```

5  RX_ERR_INVALID_ARG      /* Invalid argument */
6  RX_ERR_INVALID_STATE    /* Invalid state for operation */
7  RX_ERR_INVALID_SIZE     /* Invalid size */
8  RX_ERR_NOT_FOUND        /* Requested resource not found */
9  RX_ERR_NOT_SUPPORTED     /* Operation not supported */
10 RX_ERR_TIMEOUT          /* Operation timed out */
11
12 /* Usage example */
13 rx_err_t star_bus_manager_init(star_bus_manager_t* manager, ...)
14 {
15     if (manager == NULL) {
16         return RX_ERR_INVALID_ARG;
17     }
18
19     manager->mutex = xSemaphoreCreateMutex();
20     if (manager->mutex == NULL) {
21         return RX_ERR_NO_MEM;
22     }
23
24     return RX_OK;
25 }

```

5.42 Validation Macros

Use platform-provided validation macros for parameter checking and early returns. These provide consistent error handling patterns across the codebase.

5.42.1 RX_RETURN_ON_FALSE

Returns an error if condition is false, with logging. ESP32 platforms use ESP_RETURN_ON_FALSE, RX72N uses RX_RETURN_ON_FALSE.

```

1  /* Platform-specific: RX72N uses rx_check.h */
2  #include "rx_check.h"
3
4  rx_err_t star_bus_manager_init(star_bus_manager_t* manager,
5  const char* tag,
6  star_error_interface_t* error_iface,
7  star_pin_interface_t* pin_iface)
8  {
9      /* Validate required parameter with automatic logging */
10     RX_RETURN_ON_FALSE(manager, RX_ERR_INVALID_ARG, s_TAG,
11                         "Manager pointer is NULL");
12
13     /* Multiple validations */
14     RX_RETURN_ON_FALSE(manager->mutex, RX_ERR_INVALID_STATE,
15                         manager->tag,
16                         "Manager mutex not initialized");
17
18     RX_RETURN_ON_FALSE(config->type > k_star_bus_type_none &&
19                         config->type < k_star_bus_type_count,
20                         RX_ERR_INVALID_ARG, manager->tag,
21                         "Invalid bus type in config");

```

```

21
22     return RX_OK;
23 }

```

5.42.2 ESP_GOTO_ON_ERROR

Jumps to a label on error, with logging. Use for cleanup patterns.

```

1 static rx_err_t internal_star_bus_i2c_write(const star_bus_config_t*
    config,
2 const uint8_t*      data,
3 size_t             len,
4 uint8_t            reg_addr,
5 size_t*            bytes_written)
6 {
7     rx_err_t ret = RX_OK;
8     i2c_cmd_handle_t cmd = NULL;
9
10    cmd = i2c_cmd_link_create();
11    RX_RETURN_ON_FALSE(cmd, RX_ERR_NO_MEM, s_TAG,
12        "Failed to create I2C command link");
13
14    ret = i2c_master_start(cmd);
15    ESP_GOTO_ON_ERROR(ret, write_fail, s_TAG, "Write '%s': START
16        failed: %s",
17        config->name, rx_err_to_name(ret));
18
19    ret = i2c_master_write_byte(cmd, (address << 1) | I2C_MASTER_WRITE,
20        true);
21    ESP_GOTO_ON_ERROR(ret, write_fail, s_TAG,
22        "Write '%s': Address (W) failed: %s",
23        config->name,
24        rx_err_to_name(ret));
25
26    ret = i2c_master_write(cmd, data, len, true);
27    ESP_GOTO_ON_ERROR(ret, write_fail, s_TAG,
28        "Write '%s': Data write failed: %s", config->name,
29        rx_err_to_name(ret));
30
31    ret = i2c_master_stop(cmd);
32    ESP_GOTO_ON_ERROR(ret, write_fail, s_TAG, "Write '%s': STOP failed:
33        %s",
34        config->name, rx_err_to_name(ret));
35
36    /* Execute command */
37    ret = i2c_master_cmd_begin(port, cmd, pdMS_TO_TICKS(1000));
38    ESP_GOTO_ON_ERROR(ret, write_fail, s_TAG, "Write '%s': CMD failed",
39        config->name);
40
41    /* Success path */
42    i2c_cmd_link_delete(cmd);
43    if (bytes_written) {
44        *bytes_written = len;
45    }
46 }

```

```

42     return RX_OK;
43
44     write_fail:
45     if (cmd) {
46         i2c_cmd_link_delete(cmd);
47     }
48     return ret;
49 }

```

5.42.3 ESP_ERROR_CHECK

Use during development to catch fatal errors.

```

1  /* Development only - aborts on error */
2  /* Platform-specific error checking example (ESP32 shown) */
3  ESP_ERROR_CHECK(i2c_driver_install(port, I2C_MODE_MASTER, 0, 0, 0));
4
5  /* Generic pattern: check return value and handle errors */
6  rx_err_t ret = optional_init();
7  if (ret != RX_OK) {
8      RX_LOG_WARN(TAG, "Optional init failed: %d", ret);
9  }

```

5.43 NULL Safety Patterns

Always validate pointer parameters.

```

1  /* At function start - validate all pointers */
2  rx_err_t star_bus_i2c_write(const star_bus_manager_t* manager,
3  const char*                name,
4  const uint8_t*             data,
5  size_t                    len,
6  uint8_t                   reg_addr,
7  size_t*                   bytes_written)
8  {
9      RX_RETURN_ON_FALSE(manager && name && data, RX_ERR_INVALID_ARG,
10         s_TAG,
11         "Manager, name, or data is NULL");
12      RX_RETURN_ON_FALSE(len > 0, RX_ERR_INVALID_ARG, s_TAG,
13         "Write length must be > 0");
14
15      /* Clear output parameter initially */
16      if (bytes_written) {
17          *bytes_written = 0;
18      }
19
20      /* ... rest of implementation ... */
21
22      /* Check optional interface before use */
23      if (manager->error_iface && manager->error_iface->record_error) {
24          manager->error_iface->record_error(manager->error_iface->ctx, ret,

```

```

25         "Bus hardware initialization
26         failed",
27         __FILE__, __LINE__, __func__);
28     }
29     /* Use convenience macro for safe interface calls */
30     #define STAR_IFACE_RECORD_ERROR(iface, err, msg)
31         \
32         ((iface) && (iface)->record_error
33             \
34             ? (iface)->record_error((iface)->ctx, (err), (msg), __FILE__,
35             \
36             __LINE__, __func__)
37             \
38             : (err))
39
40 /* Usage */
41 STAR_IFACE_RECORD_ERROR(manager->error_iface, ret, "Operation failed");

```

5.44 Mutex Error Handling

Handle mutex acquisition failures properly.

```

1  rx_err_t star_bus_manager_add_bus(star_bus_manager_t* manager,
2  star_bus_config_t* config)
3  {
4      /* Validate arguments first */
5      RX_RETURN_ON_FALSE(manager && config, RX_ERR_INVALID_ARG, s_TAG,
6      "Invalid arguments");
7      RX_RETURN_ON_FALSE(manager->mutex, ESP_ERR_INVALID_STATE,
8      manager->tag,
9      "Mutex not initialized");
10
11      rx_err_t ret = RX_OK;
12
13      /* Acquire mutex with timeout */
14      if (xSemaphoreTake(
15          manager->mutex,
16          pdMS_TO_TICKS(CONFIG_STAR_KCONFIG_BUS_MUTEX_TIMEOUT_MS)) !=
17          pdTRUE) {
18          RX_LOG_ERROR(manager->tag,
19          "Timeout acquiring mutex for adding bus '%s'",
20          config->name);
21          return RX_ERR_TIMEOUT;
22      }
23
24      /* Critical section */
25      /* ... operations ... */
26
27      /* Single exit point ensures mutex release */
28      add_give_mutex:
29      xSemaphoreGive(manager->mutex);
30      return ret;
31  }

```

5.45 Error Interface Dependency Injection

Components receive error handlers through dependency injection.

```

1  /* Interface definition */
2  typedef struct star_error_interface {
3      rx_err_t (*record_error)(void *ctx, rx_err_t error, const char
4          *message,
5          const char *file, int line, const char
6              *func);
7      bool (*can_retry)(void *ctx);
8      rx_err_t (*reset_state)(void *ctx);
9      void *ctx;
10 } star_error_interface_t;
11
12 /* Injecting error handler into component */
13 rx_err_t star_bus_manager_init(star_bus_manager_t* manager,
14     const char* tag,
15     star_error_interface_t* error_iface,
16     star_pin_interface_t* pin_iface)
17 {
18     manager->error_iface = error_iface; /* Can be NULL */
19     /* ... */
20 }
21
22 /* Using the error interface */
23 if (ret != RX_OK) {
24     if (manager->error_iface && manager->error_iface->record_error) {
25         manager->error_iface->record_error(manager->error_iface->ctx, ret,
26             "Bus initialization failed",
27             __FILE__, __LINE__, __func__);
28     }
29 }

```

5.46 Cleanup Patterns

Use goto for consistent cleanup when multiple resources are acquired.

```

1  rx_err_t complex_init(complex_t* obj)
2  {
3      rx_err_t ret = RX_OK;
4
5      /* Allocate resources */
6      obj->buffer = malloc(BUFFER_SIZE);
7      if (!obj->buffer) {
8          ret = RX_ERR_NO_MEM;
9          goto cleanup;
10     }
11
12     obj->mutex = xSemaphoreCreateMutex();
13     if (!obj->mutex) {

```

```

14     ret = RX_ERR_NO_MEM;
15     goto cleanup;
16 }
17
18     ret = hardware_init(obj);
19     if (ret != RX_OK) {
20         goto cleanup;
21     }
22
23     return RX_OK;
24
25 cleanup:
26     /* Release resources in reverse order */
27     if (obj->mutex) {
28         vSemaphoreDelete(obj->mutex);
29         obj->mutex = NULL;
30     }
31     if (obj->buffer) {
32         free(obj->buffer);
33         obj->buffer = NULL;
34     }
35     return ret;
36 }

```

5.47 Error Logging

Use appropriate log levels for different error severities.

```

1  /* RX_LOG_ERROR - Errors that prevent operation */
2  RX_LOG_ERROR(s_TAG, "Failed to initialize bus '%s': %s",
3  config->name, rx_err_to_name(ret));
4
5  /* RX_LOG_WARN - Warnings that don't prevent operation */
6  RX_LOG_WARN(manager->tag, "Failed to register pins for bus '%s': %s "
7  "(bus still added)", config->name, rx_err_to_name(ret));
8
9  /* RX_LOG_INFO - Informational messages */
10 RX_LOG_INFO(manager->tag, "Added bus config: %s (Type: %s)",
11 config->name, star_bus_type_to_string(config->type));
12
13 /* RX_LOG_DEBUG - Debug messages (compiled out in release) */
14 RX_LOG_DEBUG(s_TAG, "Write Success: %zu bytes to '%s' (Addr 0x%02X)",
15 len, config->name, address);

```

5.48 Summary

- Return `rx_err_t` from all functions that can fail
- Use `ESP_RETURN_ON_FALSE` for parameter validation
- Use `ESP_GOTO_ON_ERROR` for cleanup patterns
- Always validate pointers before dereferencing

- Handle mutex timeouts as `ESP_ERR_TIMEOUT`
- Use dependency injection for error handlers
- Release resources in reverse order of acquisition
- Log errors with appropriate severity levels

This section establishes standards for function design, implementation, and documentation in the STAR firmware codebase.

5.49 Return Value Conventions

- If the name of a function is an action (or an imperative command), it should return an **error-code integer** (`esp_err_t`).
- If the name is a predicate (a function that returns true/false), it should return a **succeeded boolean**.

```

1  /* Action functions return rx_err_t */
2  rx_err_t star_bus_manager_init(...);
3  rx_err_t star_bus_manager_add_bus(...);
4  rx_err_t star_bus_config_destroy(...);
5
6  /* Predicate functions return bool */
7  bool error_handler_can_retry(error_handler_t* handler);
8  bool is_bus_initialized(const star_bus_config_t* config);
9
10 /* Getter functions return the value or pointer */
11 star_bus_config_t* star_bus_manager_find_bus(...);
12 const char* star_bus_type_to_string(star_bus_type_t type);

```

5.50 Private and Exposed Private Functions

5.50.1 Private Functions (static)

Functions internal to a single source file should be declared `static` with the `internal_` prefix.

```

1  /* In .c file - private static functions */
2  static rx_err_t internal_register_bus_pin(star_pin_interface_t* pin_iface,
3  gpio_num_t          pin,
4  const char*         bus_name,
5  const char*         usage,
6  bool                can_be_shared)
7  {
8      if (pin < 0 || pin >= GPIO_NUM_MAX) {
9          return RX_OK; /* Not an error, pin is not used */
10     }
11     /* ... implementation ... */
12 }
13
14 static rx_err_t internal_i2c_execute_with_retry(const star_bus_config_t*
15     config,

```



```

15 i2c_port_t          port,
16 i2c_cmd_handle_t   cmd,
17 const char*         operation_name)
18 {
19     /* ... implementation ... */
20 }
21
22 /* Declare prototypes at top of file */
23 static rx_err_t internal_register_bus_pin(...);
24 static rx_err_t internal_unregister_bus_pin(...);
25 static rx_err_t internal_register_config_pins(...);

```

5.50.2 Exposed Private Functions (priv_)

If a function cannot be static and must be exposed across files within a module (but not publicly), prefix its name with `priv_`.

```

1 /* In internal header (e.g., star_bus_internal.h) */
2 rx_err_t priv_star_bus_validate_config(const star_bus_config_t* config);
3 rx_err_t priv_star_bus_acquire_mutex(star_bus_manager_t* manager);
4 void      priv_star_bus_release_mutex(star_bus_manager_t* manager);

```

5.51 Parameter Validation

Validate all parameters at the start of public functions.

```

1 rx_err_t star_bus_manager_add_bus(star_bus_manager_t* manager,
2 star_bus_config_t* config)
3 {
4     /* Validate required parameters */
5     ESP_RETURN_ON_FALSE(manager && config, RX_ERR_INVALID_ARG, s_TAG,
6                          "Manager or config pointer is NULL");
7
8     /* Validate config contents */
9     ESP_RETURN_ON_FALSE(config->name && strlen(config->name) > 0,
10                          RX_ERR_INVALID_ARG, manager->tag,
11                          "Config name is NULL or empty");
12
13     /* Validate enum range */
14     RX_RETURN_ON_FALSE(config->type > k_star_bus_type_none &&
15                        config->type < k_star_bus_type_count,
16                        RX_ERR_INVALID_ARG, manager->tag,
17                        "Invalid bus type in config");
18
19     /* Validate state */
20     RX_RETURN_ON_FALSE(manager->mutex, RX_ERR_INVALID_STATE,
21                        manager->tag,
22                        "Manager mutex not initialized");
23
24     /* ... rest of implementation ... */
25 }
26 rx_err_t star_bus_i2c_write(const star_bus_manager_t* manager,

```

```

27  const char*          name,
28  const uint8_t*       data,
29  size_t              len,
30  uint8_t             reg_addr,
31  size_t*             bytes_written)
32  {
33      /* Validate all required pointers */
34      RX_RETURN_ON_FALSE(manager && name && data, RX_ERR_INVALID_ARG,
35                          s_TAG,
36                          "Manager, name, or data is NULL");
37
38      /* Validate numeric constraints */
39      RX_RETURN_ON_FALSE(len > 0, RX_ERR_INVALID_ARG, s_TAG,
40                          "Write length must be > 0");
41
42      /* Clear output parameters initially */
43      if (bytes_written) {
44          *bytes_written = 0;
45      }
46
47      /* ... rest of implementation ... */
48  }

```

5.52 Function Declaration Formatting

Align parameters vertically when they span multiple lines.

```

1  /* CORRECT - Aligned parameters */
2  rx_err_t star_bus_manager_init(star_bus_manager_t*    manager,
3  const char*          tag,
4  star_error_interface_t* error_iface,
5  star_pin_interface_t* pin_iface);
6
7  star_bus_config_t* star_bus_config_create_spi_device(
8  const char*          name,
9  spi_host_device_t    host,
10 gpio_num_t          copi_pin,
11 gpio_num_t          cipo_pin,
12 gpio_num_t          sclk_pin,
13 int32_t             dma_chan,
14 const spi_device_interface_config_t* dev_cfg);
15
16 /* Function pointers in structs */
17 typedef struct star_error_interface {
18     rx_err_t (*record_error)(void *ctx, rx_err_t error, const char
19                             *message,
20                             const char *file, int line, const char
21                             *func);
22     bool (*can_retry)(void *ctx);
23     rx_err_t (*reset_state)(void *ctx);
24     void *ctx;
25 } star_error_interface_t;

```

5.53 Doxygen Documentation

All public functions must have complete Doxygen documentation in header files.

```

1  /**
2  * @brief Add a new bus/device configuration to the manager.
3  *
4  * Adds a previously created configuration (via star_bus_config_create_*)
5  * to the manager's internal list. The manager takes ownership
6  * conceptually,
7  * but the configuration still needs to be destroyed eventually (typically
8  * via
9  * star_bus_manager_remove_bus or star_bus_manager_deinit).
10 *
11 * The configuration must have a unique name. This function is thread-safe.
12 *
13 * @param[in] manager Pointer to the initialized bus manager.
14 *                  Must not be NULL.
15 * @param[in] config Pointer to the bus configuration structure to add.
16 *                  Must not be NULL and must have a valid name.
17 * @return rx_err_t RX_OK on success,
18 *         ESP_ERR_INVALID_ARG if manager or config is invalid,
19 *         ESP_ERR_INVALID_STATE if a bus with the same name
20 *         already exists or mutex error,
21 *         ESP_ERR_TIMEOUT if mutex times out.
22 */
23 rx_err_t star_bus_manager_add_bus(star_bus_manager_t* manager,
24 star_bus_config_t* config);

```

5.54 Private Function Documentation

Static functions should have brief documentation in the source file.

```

1  /**
2  * @brief Helper: Execute I2C command with retry logic
3  *
4  * Wraps i2c_master_cmd_begin() with automatic retry for transient errors.
5  *
6  * @param[in] config Pointer to I2C bus configuration
7  * @param[in] port I2C port number
8  * @param[in] cmd I2C command handle
9  * @param[in] operation_name Name of operation for logging
10 * @return rx_err_t Final result after retries
11 */
12 static rx_err_t internal_i2c_execute_with_retry(const star_bus_config_t*
13 config,
14 i2c_port_t port,
15 i2c_cmd_handle_t cmd,
16 const char* operation_name);

```

5.55 Function Implementation Patterns

5.55.1 Single Exit Point with Cleanup

```

1 rx_err_t star_bus_manager_remove_bus(star_bus_manager_t* manager,
2   const char*      name)
3 {
4     ESP_RETURN_ON_FALSE(manager && name && strlen(name) > 0,
5                          RX_ERR_INVALID_ARG, s_TAG, "Invalid arguments");
6
7     star_bus_config_t *to_remove = NULL;
8     star_bus_config_t *prev = NULL;
9     rx_err_t ret = RX_ERR_NOT_FOUND;
10
11     /* Acquire mutex */
12     if (xSemaphoreTake(
13         manager->mutex,
14         pdMS_TO_TICKS(CONFIG_STAR_KCONFIG_BUS_MUTEX_TIMEOUT_MS)) !=
15         pdTRUE) {
16         return RX_ERR_TIMEOUT;
17     }
18
19     /* Find and unlink */
20     for (star_bus_config_t *curr = manager->buses; curr;
21          prev = curr, curr = curr->next) {
22         if (curr->name && strcmp(curr->name, name) == 0) {
23             to_remove = curr;
24             if (prev == NULL) {
25                 manager->buses = curr->next;
26             } else {
27                 prev->next = curr->next;
28             }
29             to_remove->next = NULL;
30             ret = RX_OK;
31             break;
32         }
33     }
34
35     if (ret == ESP_ERR_NOT_FOUND) {
36         goto remove_give_mutex;
37     }
38
39     /* Cleanup operations */
40     rx_err_t destroy_result = star_bus_config_destroy(to_remove);
41     if (destroy_result != RX_OK) {
42         ret = destroy_result;
43     }
44
45     remove_give_mutex:
46     xSemaphoreGive(manager->mutex);
47     return ret;
48 }

```

5.55.2 Factory Function Pattern

```

1 star_bus_config_t* star_bus_config_create_i2c(const char* name,

```

```

2  i2c_port_t    port,
3  uint8_t      address,
4  gpio_num_t   sda_pin,
5  gpio_num_t   scl_pin,
6  uint32_t     clk_speed)
7  {
8      if (name == NULL || strlen(name) == 0) {
9          RX_LOG_ERROR(s_TAG, "Invalid name for I2C bus config");
10         return NULL;
11     }
12
13     star_bus_config_t *config = calloc(1, sizeof(star_bus_config_t));
14     if (config == NULL) {
15         RX_LOG_ERROR(s_TAG, "Failed to allocate memory for I2C config");
16         return NULL;
17     }
18
19     /* Initialize common fields */
20     config->name = strdup(name);
21     config->type = k_star_bus_type_i2c;
22     config->initialized = false;
23     config->handle = NULL;
24     config->next = NULL;
25
26     /* Initialize I2C-specific fields */
27     config->proto.i2c.port = port;
28     config->proto.i2c.address = address;
29     config->proto.i2c.config.sda_io_num = sda_pin;
30     config->proto.i2c.config.scl_io_num = scl_pin;
31     config->proto.i2c.config.master.clk_speed = clk_speed;
32
33     /* Set default operations */
34     star_bus_i2c_init_default_ops(&config->proto.i2c.ops);
35
36     return config;
37 }

```

5.56 Callback Functions

```

1  /* Callback type definition */
2  typedef rx_err_t (*star_bus_callback_t)(star_bus_config_t* bus,
3  void* user_ctx);
4
5  /* Function using callback */
6  rx_err_t star_bus_manager_with_bus(star_bus_manager_t* manager,
7  const char* name,
8  star_bus_callback_t callback,
9  void* user_ctx)
10 {
11     ESP_RETURN_ON_FALSE(manager && name && callback, RX_ERR_INVALID_ARG,
12         s_TAG, "Invalid arguments");
13
14     /* ... find bus and invoke callback while holding mutex ... */

```

```

15     rx_err_t callback_result = callback(found_bus, user_ctx);
16
17     xSemaphoreGive(manager->mutex);
18     return callback_result;
19 }
20
21 /* Using the callback pattern */
22 rx_err_t my_bus_callback(star_bus_config_t* bus, void* ctx) {
23     ESP_LOGI(TAG, "Bus type: %s", star_bus_type_to_string(bus->type));
24     return RX_OK;
25 }
26
27 star_bus_manager_with_bus(&manager, "sensor_i2c", my_bus_callback, NULL);

```

5.57 Summary

- Action functions return `esp_err_t`; predicates return `bool`
- Use `static` with `internal_` prefix for file-local functions
- Use `priv_` prefix for exposed-but-not-public functions
- Validate all parameters at function start
- Align parameters vertically in multi-line declarations
- Document all public functions with complete Doxygen
- Use single exit point with cleanup for complex functions
- Use factory functions for object creation

Global variables should be avoided when possible. This section establishes patterns for when they are necessary.

5.58 General Principles

- **Avoid Globals:** Global variables are strongly discouraged. Use dependency injection instead.
- **File-Scoped When Necessary:** If a global is needed, limit its scope to a single file using `static`.
- **Use Prefix Conventions:** `s_` for static file-scoped, `g_` for true globals.
- **Prefer static const Over #define:** For typed constants, use `static const`.

5.59 Static File-Scoped Variables (`s_` prefix)

Use `static` with `s_` prefix for variables that should be accessible only within a single source file.

```

1 /* CORRECT - Static file-scoped variables */
2
3 /* Logging tag - most common pattern */
4 static const char* s_TAG = "STAR_BUS_MANAGER";

```

```

5
6  /* Configuration constants - prefer static const over #define */
7  static const uint32_t s_i2c_timeout_ms = 1000;
8  static const uint32_t s_default_retry_count = 3;
9
10 /* State variables scoped to this file */
11 static bool s_module_initialized = false;
12
13 /* From star_bus_i2c.c */
14 static const char* s_TAG = "STAR_BUS_I2C";
15 static const uint32_t s_i2c_timeout_ms = 1000;
16
17 /* From star_bus_config.c */
18 static const char* s_TAG = "STAR_BUS_CONFIG";

```

5.60 Why static const Over #define

static const provides type safety and scope control that #define lacks.

```

1  /* PREFERRED - Type-safe, scoped, debugger-visible */
2  static const uint32_t s_timeout_ms = 1000;
3  static const size_t s_buffer_size = 256;
4
5  /* Use the constant with type checking */
6  uint32_t timeout = s_timeout_ms; /* Compiler checks type */
7
8  /* AVOID - No type safety, global namespace pollution */
9  #define TIMEOUT_MS 1000
10 #define BUFFER_SIZE 256
11
12 /* Issues with #define: */
13 /* 1. No type checking */
14 /* 2. Can collide with other defines */
15 /* 3. Not visible in debugger */
16 /* 4. Can have unexpected macro expansion */

```

5.61 When to Use #define

Use #define for:

- Compile-time constants for array sizes
- Conditional compilation
- Macros that cannot be functions

```

1  /* Array sizes must be compile-time constants */
2  #define STAR_BUS_NAME_MAX_LEN (32)
3
4  char bus_name[STAR_BUS_NAME_MAX_LEN]; /* OK - compile-time constant */
5
6  /* Conditional compilation */
7  #ifdef CONFIG_STAR_ENABLE_DEBUG_LOGGING

```

```

8  RX_LOG_DEBUG(s_TAG, "Debug info: %d", value);
9  #endif
10
11  /* Macros with special features */
12  #define RECORD_ERROR(handler, code, desc)
13      \
14      do {
15          \
16          error_handler_record_error((handler), (code), (desc), __FILE__,
17                                  \
18                                  __LINE__, __func__);
19      } while (0)

```

5.62 Explicit Type Usage - Always Use Fixed - Width Integer Types

CRITICAL RULE: Never use implicit types like `int`, `char`, `short`, or `long`. Always use explicit fixed-width types from `<stdint.h>`.

5.62.1 Why Explicit Types Matter

- **Platform Independence:** `int` can be 16-bit or 32-bit depending on platform
- **Clear Intent:** `uint32_t` explicitly shows the variable is unsigned and 32-bit
- **Prevents Bugs:** Implicit integer promotion and sign extension bugs are avoided
- **Embedded Safety:** Embedded systems require precise control over data sizes
- **Code Portability:** Code works identically on ESP32, RX72N, and future platforms

5.62.2 Correct Type Usage

```

1  #include <stdbool.h>
2  #include <stdint.h>
3
4  /* CORRECT - Always use explicit fixed-width types */
5
6  /* Unsigned integers */
7  uint8_t   byte_value   = 0xFF;      /* 8-bit unsigned (0 to 255) */
8  uint16_t  word_value   = 0xFFFF;    /* 16-bit unsigned (0 to 65535) */
9  uint32_t  counter      = 0;         /* 32-bit unsigned */
10 uint64_t  timestamp_us = 0;         /* 64-bit unsigned */
11
12 /* Signed integers */
13 int8_t     temperature  = -40;       /* 8-bit signed (-128 to 127) */
14 int16_t    offset       = -1000;     /* 16-bit signed */
15 int32_t    position      = 0;        /* 32-bit signed */
16 int64_t    delta_time_us = 0;       /* 64-bit signed */
17
18 /* Boolean (not int!) */
19 bool       is_enabled   = false;     /* Use stdbool.h */

```



```

20
21 /* Size and pointer types */
22 size_t    buffer_size    = 256;           /* For sizes and counts */
23 uintptr_t address        = 0x20000000; /* For storing addresses */
24
25 /* WRONG - Never use these implicit types */
26 int       bad_counter;    /* Platform-dependent size! */
27 unsigned  bad_value;      /* Ambiguous width! */
28 char      bad_byte;       /* Is it signed or unsigned? */
29 short     bad_small;      /* 16-bit? Not guaranteed! */
30 long      bad_large;      /* 32-bit or 64-bit? Depends on platform! */

```

5.62.3 Special Case: Characters and Strings

Only use `char` for actual character strings, never for byte data.

```

1 /* CORRECT - char only for strings */
2 const char* message = "Hello, STAR!";
3 char        buffer[64];
4 char        letter = 'A';
5
6 /* WRONG - Don't use char for byte data */
7 char data[256]; /* Should be uint8_t data[256] */
8 char byte = 0xFF; /* Should be uint8_t byte = 0xFF */
9
10 /* CORRECT - uint8_t for byte data */
11 uint8_t data_buffer[256];
12 uint8_t byte_value = 0xFF;

```

5.62.4 Loop Counters and Array Indices

Use `uint32_t` or `size_t` for loop counters and array indices.

```

1 /* CORRECT - Explicit types for loops */
2 for (uint32_t i = 0; i < array_length; i++) {
3     process_element(array[i]);
4 }
5
6 /* For sizes from sizeof() or string length */
7 for (size_t i = 0; i < buffer_size; i++) {
8     buffer[i] = 0;
9 }
10
11 /* WRONG - Never use int for loops */
12 for (int i = 0; i < count; i++) { /* What if count > INT_MAX? */
13     /* ... */
14 }

```

5.62.5 Function Parameters and Return Types

Always use explicit types in function signatures.

```

1  /* CORRECT - Explicit types in function signatures */
2  uint32_t calculate_checksum(const uint8_t* data, size_t length);
3  int32_t  read_temperature_celsius(uint8_t sensor_id);
4  bool     is_motor_running(uint8_t motor_id);
5
6  /* WRONG - Implicit types */
7  int calculate_value(char* data, int len);  /* Ambiguous! */

```

5.62.6 Type Casting for Enum Comparisons

When comparing enums of different types, cast to the appropriate fixed-width type.

```

1  typedef enum {
2      k_channel_0 = 0,
3      k_channel_1 = 1,
4      k_channel_max = 2,
5  } channel_t;
6
7  /* CORRECT - Cast to explicit type for comparison */
8  if ((int32_t)channel >= k_channel_max) {
9      return ERROR_INVALID_CHANNEL;
10 }
11
12 /* WRONG - Direct enum comparison can trigger warnings */
13 if (channel >= k_channel_max) { /* -Werror=enum-compare */
14     return ERROR_INVALID_CHANNEL;
15 }

```

5.62.7 Summary: Type Usage Rules

- **ALWAYS:** Use `uint8_t`, `int32_t`, etc. from `<stdint.h>`
- **NEVER:** Use `int`, `unsigned`, `short`, `long`
- **ONLY:** Use `char` for actual character strings
- **USE:** `bool` from `<stdbool.h>` for boolean values
- **USE:** `size_t` for sizes and counts from `sizeof()`
- **CAST:** Enums to `int32_t` when comparing different enum types

5.63 True Global Variables (`g_` prefix)

If a truly global variable is unavoidable, use the `g_` prefix. This should be rare.

```

1  /* DISCOURAGED but sometimes necessary */
2  /* g_ prefix for true globals (visible across files) */
3  g_system_state_t g_system_state;
4
5  /* Prefer dependency injection instead */
6  /* BETTER approach: */
7  typedef struct app_context {

```

```

8     star_bus_manager_t bus_manager;
9     error_handler_t error_handler;
10    /* ... */
11 } app_context_t;
12
13 /* Pass context to functions that need it */
14 void app_process_sensors(app_context_t* ctx);

```

5.64 Dependency Injection Alternative

Replace globals with dependency injection.

```

1  /* WRONG - Global error handler */
2  error_handler_t g_error_handler; /* Global - bad */
3
4  void some_function(void) {
5      if (error) {
6          RECORD_ERROR(&g_error_handler, err, "Failed"); /* Uses global */
7      }
8  }
9
10 /* CORRECT - Dependency injection */
11 typedef struct star_bus_manager {
12     star_error_interface_t *error_iface; /* Injected dependency */
13     /* ... */
14 } star_bus_manager_t;
15
16 rx_err_t star_bus_manager_init(star_bus_manager_t* manager,
17 const char* tag,
18 star_error_interface_t* error_iface, /* Injected */
19 star_pin_interface_t* pin_iface) /* Injected */
20 {
21     manager->error_iface = error_iface;
22     /* ... */
23 }
24
25 /* Usage */
26 error_handler_t error_handler;
27 error_handler_init(&error_handler, 3, 100, 5000, NULL, NULL);
28
29 star_error_interface_t error_iface;
30 error_handler_get_interface(&error_iface, &error_handler);
31
32 star_bus_manager_t bus_manager;
33 star_bus_manager_init(&bus_manager, "main", &error_iface, NULL);

```

5.65 Static Variables for Module State

When a module needs to maintain state, prefer explicit initialization and deinitialization.

```

1  /* Module-private state */
2  static struct {
3      bool initialized;

```

```

4     uint32_t transaction_count;
5     /* ... */
6 } s_module_state = {
7     .initialized = false,
8     .transaction_count = 0,
9 };
10
11 rx_err_t module_init(void)
12 {
13     if (s_module_state.initialized) {
14         return RX_ERR_INVALID_STATE;
15     }
16
17     /* Initialize module */
18     s_module_state.initialized = true;
19     return RX_OK;
20 }
21
22 rx_err_t module_deinit(void)
23 {
24     if (!s_module_state.initialized) {
25         return RX_ERR_INVALID_STATE;
26     }
27
28     /* Clean up */
29     s_module_state.initialized = false;
30     s_module_state.transaction_count = 0;
31     return RX_OK;
32 }

```

5.66 Thread Safety for Shared State

If static variables are accessed from multiple threads, protect with mutex.

```

1 /* Thread-safe module state */
2 static struct {
3     bool initialized;
4     SemaphoreHandle_t mutex;
5     uint32_t counter;
6 } s_shared_state;
7
8 rx_err_t safe_increment_counter(void)
9 {
10     if (xSemaphoreTake(s_shared_state.mutex, pdMS_TO_TICKS(1000)) !=
11         pdTRUE) {
12         return RX_ERR_TIMEOUT;
13     }
14
15     s_shared_state.counter++;
16
17     xSemaphoreGive(s_shared_state.mutex);
18     return RX_OK;
19 }

```

5.67 Summary

Type	Prefix	Usage
Static file-scoped	s_	Prefer this for module-internal state
True global	g_	Avoid; use dependency injection
static const	s_	Type-safe constants
#define	None	Array sizes, macros, conditional compilation

- Use `static const` for type-safe constants
- Use `s_TAG` for module logging tags
- Prefer dependency injection over global variables
- Protect shared state with mutexes
- Limit variable scope to the smallest necessary

This section establishes standards for header file organization and content in the STAR firmware codebase.

5.68 General Principles

- **Header Files Should Only Contain Declarations:** No implementations except for inline functions.
- **Minimal Includes in Headers:** Include only what is necessary for the declarations.
- **Self-Contained Headers:** Each header should compile independently.
- **One Purpose Per Header:** Split large headers into focused sub-headers.

5.69 Include Guard Naming Convention

All header files must use include guards following the pattern: `STAR_COMPONENT_FILENAME_H`

```

1      /* CORRECT - from star_bus_manager.h */
2  #ifndef STAR_COMPONENT_BUS_MANAGER_H
3  #define STAR_COMPONENT_BUS_MANAGER_H
4
5      /* ... declarations ... */
6
7  #endif /* STAR_COMPONENT_BUS_MANAGER_H */
8
9      /* CORRECT - from star_bus_config.h */
10 #ifndef STAR_COMPONENT_BUS_CONFIG_H
11 #define STAR_COMPONENT_BUS_CONFIG_H
12     /* ... */
13 #endif /* STAR_COMPONENT_BUS_CONFIG_H */
14
15     /* CORRECT - from star_error_interface.h */
16 #ifndef STAR_ERROR_INTERFACE_H
17 #define STAR_ERROR_INTERFACE_H
18     /* ... */

```

```

19 #endif /* STAR_ERROR_INTERFACE_H */
20
21     /* CORRECT - from star_pin_interface.h */
22 #ifndef STAR_PIN_INTERFACE_H
23 #define STAR_PIN_INTERFACE_H
24     /* ... */
25 #endif /* STAR_PIN_INTERFACE_H */

```

5.70 C++ Compatibility

All headers must include C++ extern “C” blocks for compatibility with C++ compilers.

```

1 #ifndef STAR_COMPONENT_BUS_MANAGER_H
2 #define STAR_COMPONENT_BUS_MANAGER_H
3
4 #ifdef __cplusplus
5 extern "C" {
6 #endif
7
8     /* All declarations go here */
9
10 #ifdef __cplusplus
11 }
12 #endif
13
14 #endif /* STAR_COMPONENT_BUS_MANAGER_H */

```

5.71 Header File Structure

Headers should follow this organization:

```

1     /* lib/star_bus/include/star_bus_manager.h */
2
3 #ifndef STAR_COMPONENT_BUS_MANAGER_H
4 #define STAR_COMPONENT_BUS_MANAGER_H
5
6 #ifdef __cplusplus
7 extern "C" {
8 #endif
9
10     /* === 1. Includes === */
11 #include "esp_err.h"
12 #include "star_bus_manager_types.h"
13
14     /* === 2. File Documentation === */
15 /**
16  * @file star_bus_manager.h
17  * @brief Unified bus manager for I2C, SPI, GPIO, and other bus
18  *        protocols
19  *
20  * The bus manager provides a central registry for managing multiple
21  * bus configurations. It supports dependency injection of error
22  * handlers

```

```

21     * and pin validators for loose coupling.
22     *
23     * Example Usage:
24     * @code
25     * // Initialize bus manager with dependency injection
26     * star_bus_manager_t bus_manager;
27     * star_bus_manager_init(&bus_manager, "main", &error_iface,
28     *                       &pin_iface);
29     * @endcode
30     */
31
32     /* === 3. Forward Declarations (if needed) === */
33     /* Forward declarations reduce header dependencies */
34
35     /* === 4. Macros and Constants === */
36 #define STAR_BUS_NAME_MAX_LEN (32)
37
38     /* === 5. Type Definitions === */
39     /* (Usually in separate _types.h header) */
40
41     /* === 6. Function Declarations === */
42
43     /**
44     * @brief Initialize a bus manager instance.
45     *
46     * @param[out] manager      Pointer to bus manager to initialize.
47     * @param[in]  tag          Optional tag string for logging.
48     * @param[in]  error_iface  Optional error handler interface.
49     * @param[in]  pin_iface    Optional pin validator interface.
50     * @return rx_err_t RX_OK on success.
51     */
52     rx_err_t star_bus_manager_init(
53         star_bus_manager_t * manager, const char *tag,
54         star_error_interface_t *error_iface, star_pin_interface_t
55         *pin_iface);
56
57     /* ... more function declarations ... */
58
59 #ifdef __cplusplus
60 }
61 #endif
62 #endif /* STAR_COMPONENT_BUS_MANAGER_H */

```

5.72 Include Order

Includes should be ordered in groups, separated by blank lines:

```

1     /* 1. Primary header (in .c file, include corresponding .h first) */
2 #include "star_bus_manager.h"
3
4     /* 2. FreeRTOS includes */
5 #include "freertos/FreeRTOS.h"
6 #include "freertos/semphr.h"
7 #include "freertos/task.h"

```

```

8
9      /* 3. Standard library includes */
10 #include <inttypes.h>
11 #include <stdbool.h>
12 #include <stddef.h>
13 #include <stdint.h>
14 #include <stdio.h>
15 #include <stdlib.h>
16 #include <string.h>
17
18      /* 4. Platform HAL includes (ESP-IDF, Renesas, etc.) */
19 #include "driver/gpio.h"
20 #include "driver/i2c.h"
21      /* Platform-specific: RX72N uses rx_check.h */
22 #include "esp_err.h"
23 #include "esp_log.h"
24 #include "rx_check.h"
25 #include "sdkconfig.h"
26
27      /* 5. Project includes */
28 #include "star_bus_config.h"
29 #include "star_bus_i2c.h"
30 #include "star_bus_types.h"
31 #include "star_error_interface.h"

```

5.73 Forward Declarations

Use forward declarations to minimize header dependencies.

```

1 /* In star_bus_config.h - forward declare instead of including */
2 /* Forward declaration */
3 struct star_bus_manager; /* Don't need full definition */
4
5 /* Function using forward-declared type */
6 rx_err_t star_bus_config_init(star_bus_config_t*      config,
7 struct star_bus_manager* manager);
8
9 /* In star_bus_common_types.h */
10 /* Forward declarations for pointer-only usage */
11 typedef struct star_bus_config star_bus_config_t;
12 typedef struct star_bus_manager star_bus_manager_t;

```

5.74 Separating Types from Functions

For complex modules, split type definitions into dedicated headers.

```

1 /* File organization for star_bus module */
2 star_bus/include/
3 star_bus_manager.h      /* Main API (functions) */
4 star_bus_manager_types.h /* Types for manager */
5 star_bus_common_types.h /* Shared types */
6 star_bus_protocol_types.h /* Protocol-specific types */
7 star_bus_function_types.h /* Function pointer types */

```



```

8 star_bus_event_types.h      /* Event structures */
9 star_bus_types.h           /* Controller - includes all */
10
11     /* Controller header pattern */
12     /* star_bus_types.h */
13 #ifndef STAR_COMPONENT_BUS_TYPES_H
14 #define STAR_COMPONENT_BUS_TYPES_H
15
16 #ifdef __cplusplus
17 extern "C" {
18 #endif
19
20     /* Include all type headers */
21 #include "star_bus_common_types.h"
22 #include "star_bus_event_types.h"
23 #include "star_bus_function_types.h"
24 #include "star_bus_manager_types.h"
25 #include "star_bus_protocol_types.h"
26
27 #ifdef __cplusplus
28 }
29 #endif
30
31 #endif /* STAR_COMPONENT_BUS_TYPES_H */

```

5.75 Doxygen File Documentation

Include @file documentation for headers with significant content.

```

1 /**
2  * @file star_error_handler.h
3  * @brief Error handling with retry logic and exponential backoff
4  *
5  * This module provides a concrete implementation of the error interface
6  * with automatic retry management, exponential backoff delays, and
7  * optional reset function callbacks.
8  *
9  * Key Features:
10 * - Configurable max retries and backoff delays
11 * - Exponential backoff between retries
12 * - Optional custom reset function for recovery
13 * - Thread-safe with mutex protection
14 *
15 * Example Usage:
16 * @code
17 * error_handler_t error_handler;
18 * error_handler_init(&error_handler, 3, 100, 5000, NULL, NULL);
19 *
20 * if (operation_failed()) {
21 *     RECORD_ERROR(&error_handler, ESP_ERR_TIMEOUT, "Timeout");
22 * }
23 * @endcode
24 */

```

5.76 Complete Header Template

```

1      /* lib/star_module/include/star_module.h */
2
3  #ifndef STAR_COMPONENT_MODULE_H
4  #define STAR_COMPONENT_MODULE_H
5
6  #ifdef __cplusplus
7  extern "C" {
8  #endif
9
10     /* === Includes === */
11     #include <stdbool.h>
12     #include <stdint.h>
13
14     #include "esp_err.h"
15     /* === File Documentation === */
16     /**
17      * @file star_module.h
18      * @brief Brief description of this module
19      *
20      * Detailed description of what this module provides and how to use
21      * it.
22      */
23
24     /* === Forward Declarations === */
25     typedef struct star_module star_module_t;
26
27     /* === Macros === */
28     #define STAR_MODULE_DEFAULT_TIMEOUT_MS (1000)
29
30     /* === Type Definitions === */
31     typedef struct star_module {
32         bool initialized;
33         uint32_t timeout_ms;
34         void *user_ctx;
35     } star_module_t;
36
37     /* === Function Declarations === */
38
39     /**
40      * @brief Initialize the module.
41      *
42      * @param[out] module Pointer to module structure to initialize.
43      * @param[in] timeout Timeout in milliseconds.
44      * @return rx_err_t RX_OK on success.
45      */
46     esp_err_t star_module_init(star_module_t * module, uint32_t
47                               timeout);
48
49     /**
50      * @brief Deinitialize the module.
51      *

```

```

50      * @param[in,out] module Pointer to module structure to
      *   deinitialize.
51      * @return rx_err_t RX_OK on success.
52      */
53      esp_err_t star_module_deinit(star_module_t * module);
54
55  #ifdef __cplusplus
56  }
57  #endif
58
59  #endif /* STAR_COMPONENT_MODULE_H */

```

5.77 Summary

- Use include guards: `STAR_COMPONENT_FILENAME_H`
- Include C++ extern “C” blocks
- Order includes: RTOS, standard library, platform HAL, project
- Use forward declarations to minimize dependencies
- Split types into separate `_types.h` headers for complex modules
- Document files with `@file` Doxygen blocks
- Keep headers focused on declarations, not implementations

This section establishes standards for horizontal spacing in the STAR firmware codebase.

5.78 General Rules

- **Space After Keywords:** Add space after `if`, `for`, `while`, `switch`.
- **Binary Operators:** Add a single space around binary operators.
- **No Space After Function Names:** No space between function name and opening parenthesis.
- **Alignment:** Align related declarations and comments.

5.79 Space After Control Keywords

Add a space between keywords and opening parenthesis.

```

1  /* CORRECT - Space after keywords */
2  if (ret != RX_OK) {
3      return ret;
4  }
5
6  for (star_bus_config_t* curr = manager->buses; curr; curr = curr->next) {
7      process(curr);
8  }
9

```

```

10 while (retry_count > 0) {
11     attempt_operation();
12     retry_count--;
13 }
14
15 switch (config->type) {
16     case k_star_bus_type_i2c: {
17         /* ... */
18         break;
19     }
20 }
21
22 /* WRONG - No space after keywords */
23 if(ret != RX_OK) { /* Missing space */
24     return ret;
25 }
26
27 for(int i = 0; i < 10; i++) { /* Missing space */
28     /* ... */
29 }

```

5.80 No Space After Function Names

Do not add space between function name and opening parenthesis.

```

1 /* CORRECT - No space after function name */
2 rx_err_t ret = star_bus_manager_init(&manager, "main", NULL, NULL);
3 RX_LOG_INFO(s_TAG, "Initialized bus manager");
4 free(buffer);
5
6 /* WRONG - Space after function name */
7 esp_err_t ret = star_bus_manager_init (&manager, "main", NULL, NULL);
8 RX_LOG_INFO (s_TAG, "Initialized bus manager");
9 free (buffer);

```

5.81 Binary Operators

Add a single space around binary operators.

```

1 /* CORRECT - Spaces around binary operators */
2 int result = a + b;
3 bool is_valid = (count > 0) && (size <= MAX_SIZE);
4 uint32_t mask = flags | FLAG_ENABLED;
5 int shifted = value << 2;
6 size_t remaining = total - processed;
7
8 /* Assignment operators */
9 count += 1;
10 flags |= FLAG_INITIALIZED;
11 value >>= 4;
12
13 /* Comparison operators */
14 if (ret != RX_OK) { /* ... */

```

```

15 if (count >= threshold) { /* ... */}
16 if (ptr == NULL) { /* ... */}
17
18 /* WRONG - Missing spaces */
19 int result = a+b;
20 bool is_valid = (count>0)&&(size<=MAX_SIZE);
21 if (ret!=ESP_OK) { /* ... */}

```

5.82 Unary Operators

No space between unary operator and operand.

```

1  /* CORRECT - No space with unary operators */
2  count++;
3  --remaining;
4  bool is_null = !ptr;
5  int negative = -value;
6  uint32_t complement = ~mask;
7  size_t size = sizeof(star_bus_config_t);
8  int* ptr = &value;
9  int deref = *ptr;
10
11 /* WRONG - Space with unary operators */
12 count ++;
13 -- remaining;
14 bool is_null = ! ptr;

```

5.83 Pointer Declarations

Place asterisk with the type, not the variable name.

```

1  /* CORRECT - Asterisk with type */
2  star_bus_config_t* config;
3  const char* name;
4  void* user_ctx;
5
6  /* Function parameters */
7  rx_err_t star_bus_manager_init(star_bus_manager_t*    manager,
8  const char*          tag,
9  star_error_interface_t* error_iface,
10 star_pin_interface_t*  pin_iface);
11
12 /* Multiple pointers on same line (avoid when possible) */
13 int *a, *b; /* Both are pointers */
14
15 /* WRONG - Various incorrect styles */
16 star_bus_config_t *config; /* Asterisk with variable */
17 star_bus_config_t * config; /* Spaces around asterisk */

```

5.84 Comma and Semicolon Spacing

Space after comma and semicolon, not before.

```

1  /* CORRECT */
2  star_bus_manager_init(&manager, "main", &error_iface, &pin_iface);
3
4  for (int i = 0; i < count; i++) {
5      /* ... */
6  }
7
8  int array[] = {1, 2, 3, 4, 5};
9
10 /* WRONG */
11 star_bus_manager_init(&manager, "main", &error_iface, &pin_iface);
12 for (int i = 0 ; i < count ; i++) { /* ... */}
13 int array[] = {1 ,2 ,3 ,4 ,5};

```

5.85 Parentheses Spacing

No space after opening parenthesis or before closing parenthesis.

```

1  /* CORRECT */
2  if (ret != RX_OK) {
3      return ret;
4  }
5
6  result = calculate(a, b, c);
7
8  /* WRONG - Spaces inside parentheses */
9  if ( ret != RX_OK ) {
10     return ret;
11 }
12
13 result = calculate( a, b, c );

```

5.86 Parameter Alignment

Align parameters vertically in multi-line function declarations and calls.

```

1  /* CORRECT - Aligned parameters */
2  rx_err_t star_bus_manager_init(star_bus_manager_t*    manager,
3  const char*          tag,
4  star_error_interface_t* error_iface,
5  star_pin_interface_t*  pin_iface);
6
7  star_bus_config_t* star_bus_config_create_spi_device(
8  const char*          name,
9  spi_host_device_t    host,
10 gpio_num_t           copi_pin,
11 gpio_num_t           cipo_pin,
12 gpio_num_t           sclk_pin,
13 int32_t              dma_chan,
14 const spi_device_interface_config_t* dev_cfg);
15
16 /* Long function calls */

```

```

17 ESP_RETURN_ON_FALSE(manager && config,
18 ESP_ERR_INVALID_ARG,
19 s_TAG,
20 "Manager or config pointer is NULL");

```

5.87 Variable and Comment Alignment

Align related variables and their comments.

```

1  /* CORRECT - Aligned declarations and comments */
2  typedef struct error_handler {
3      uint32_t error_count;           /**< Total errors recorded */
4      uint32_t max_retries;          /**< Max retry attempts */
5      uint32_t current_retry;        /**< Current retry counter */
6      uint32_t base_retry_delay;     /**< Base delay (ms) */
7      uint32_t max_retry_delay;      /**< Max delay (ms) */
8      uint32_t current_retry_delay;  /**< Current delay with backoff */
9      rx_err_t last_error;           /**< Last recorded error code */
10     bool in_error_state;            /**< Whether in error state */
11     void *reset_context;            /**< Context for reset function */
12     SemaphoreHandle_t mutex;        /**< Mutex for thread-safety */
13 } error_handler_t;
14
15 /* Aligned local variables */
16 i2c_port_t      port      = config->proto.i2c.port;
17 uint8_t         address   = config->proto.i2c.address;
18 rx_err_t        ret       = RX_OK;
19 i2c_cmd_handle_t cmd      = NULL;

```

5.88 Struct Initializer Alignment

Align designated initializers.

```

1  /* CORRECT - Aligned initializers */
2  star_bus_event_t event = {
3      .bus_type = k_star_bus_type_i2c,
4      .bus_name = config->name,
5      .i2c      = {
6          .port      = port,
7          .address   = address,
8          .is_write  = true,
9          .len       = len
10     }
11 };
12
13 spi_device_interface_config_t spi_cfg = {
14     .clock_speed_hz = 10 * 1000 * 1000,
15     .mode           = 0,
16     .spics_io_num   = GPIO_NUM_5,
17     .queue_size     = 7,
18     .pre_cb         = NULL,
19     .post_cb        = NULL,
20 };

```

5.89 Summary

Context	Rule
After <code>if</code> , <code>for</code> , <code>while</code> , <code>switch</code>	Space
After function name	No space
Around binary operators	Space
With unary operators	No space
After comma/semicolon	Space
Inside parentheses	No space
Pointer asterisk	With type
Multi-line parameters	Align vertically

This section establishes standards for include statement organization and ordering in the STAR firmware codebase.

5.90 General Rules

- **Use Angle Brackets for System/Library Headers:** `<stdio.h>`.
- **Use Quotation Marks for Project Headers:** `"my_project.h"`.
- **Minimal Includes in Header Files:** Only include what is necessary.
- **Group and Order Includes:** Follow consistent ordering.

5.91 Include Order

Includes should be ordered in these groups, separated by blank lines:

1. Primary header (in `.c` files)
2. FreeRTOS includes
3. Standard library includes
4. Platform HAL includes
5. Project includes

```

1      /* lib/star_bus/src/star_bus_i2c.c */
2
3      /* 1. Primary header - always first in .c file */
4      #include "star_bus_i2c.h"
5
6      /* 2. FreeRTOS includes */
7      #include "freertos/FreeRTOS.h"
8
9      /* 3. Standard library includes */
10     #include <inttypes.h>
11     #include <string.h>
12
13     /* 4. Platform HAL includes (ESP-IDF, Renesas, etc.) */
14     /* Platform-specific: RX72N uses rx_check.h */

```



```

15 #include "esp_log.h"
16 #include "rx_check.h"
17
18 /* 5. Project includes */
19 #include "star_bus_manager.h"
20 #include "star_bus_types.h"

```

5.92 Complete Example from Codebase

```

1  /* lib/star_bus/src/star_bus_manager.c */
2
3  /* Primary header */
4  #include "star_bus_manager.h"
5
6  /* FreeRTOS */
7  #include "freertos/FreeRTOS.h"
8  #include "freertos/semphr.h"
9
10 /* Standard library */
11 #include <stdio.h>
12 #include <stdlib.h>
13 #include <string.h>
14
15 /* Platform HAL (ESP-IDF, Renesas, etc.) */
16 /* Platform-specific: RX72N uses rx_check.h */
17 #include "esp_log.h"
18 #include "rx_check.h"
19 #include "sdkconfig.h"
20
21 /* Project includes */
22 #include "star_bus_adc.h"
23 #include "star_bus_config.h"
24 #include "star_bus_gpio.h"
25 #include "star_bus_i2c.h"
26 #include "star_bus_spi.h"

```

5.93 FreeRTOS Include Order

FreeRTOS requires specific include ordering. Always include `FreeRTOS.h` first.

```

1  /* CORRECT - FreeRTOS.h must come first */
2  #include "freertos/FreeRTOS.h"
3  #include "freertos/event_groups.h"
4  #include "freertos/queue.h"
5  #include "freertos/semphr.h"
6  #include "freertos/task.h"
7
8  /* WRONG - Other FreeRTOS headers before FreeRTOS.h */
9  #include "freertos/FreeRTOS.h"
10 #include "freertos/semphr.h" /* Error: FreeRTOS.h not included first */

```

5.94 System Includes

Use angle brackets for system and standard library headers.

```
1      /* Standard C library */
2  #include <inttypes.h>
3  #include <stdbool.h>
4  #include <stddef.h>
5  #include <stdint.h>
6  #include <stdio.h>
7  #include <stdlib.h>
8  #include <string.h>
```

5.95 Platform HAL Includes

Platform HAL headers (ESP-IDF, Renesas, etc.) use quotation marks and are grouped separately.

```
1      /* Platform-specific driver includes (example: ESP32) */
2  #include "driver/gpio.h"
3  #include "driver/i2c.h"
4  #include "driver/spi_master.h"
5  #include "driver/uart.h"
6
7      /* Platform system includes */
8      /* Platform-specific: RX72N uses rx_check.h */
9  #include "platform_system.h"
10 #include "rx_check.h"
11 #include "rx_err.h" /* Platform error types */
12 #include "rx_log.h" /* Platform logging */
13
14      /* Platform peripheral includes (if needed) */
15 #include "esp_adc/adc_oneshot.h"
16 #include "platform_adc.h"
17
18      /* Configuration */
19 #include "sdkconfig.h"
```

5.96 Project Includes

Use quotation marks for project headers. Alphabetize within each group.

```
1      /* Project includes - alphabetized */
2  #include "star_bus_adc.h"
3  #include "star_bus_config.h"
4  #include "star_bus_gpio.h"
5  #include "star_bus_i2c.h"
6  #include "star_bus_manager.h"
7  #include "star_bus_spi.h"
8  #include "star_bus_types.h"
9  #include "star_error_interface.h"
10 #include "star_pin_interface.h"
```

5.97 Header File Includes

Header files should minimize includes and use forward declarations when possible.

```

1      /* star_bus_manager.h - Header file includes */
2  #ifndef STAR_COMPONENT_BUS_MANAGER_H
3  #define STAR_COMPONENT_BUS_MANAGER_H
4
5  #ifdef __cplusplus
6  extern "C" {
7  #endif
8
9      /* Only include what's needed for declarations */
10 #include "esp_err.h"
11 #include "star_bus_manager_types.h"
12      /* Use forward declarations for pointer-only usage */
13      struct star_bus_config; /* Don't include star_bus_config.h */
14
15      /* Function using forward-declared type */
16      rx_err_t star_bus_manager_add_bus(star_bus_manager_t * manager,
17                                       struct star_bus_config * config);
18
19 #ifdef __cplusplus
20 }
21 #endif
22
23 #endif /* STAR_COMPONENT_BUS_MANAGER_H */

```

5.98 Conditional Includes

Use `#ifdef` for platform-specific or optional includes.

```

1      /* Platform-specific includes */
2  #ifdef CONFIG_IDF_TARGET_ESP32S3
3  #include "esp32s3/rom/gpio.h"
4  #else
5  #include "esp32/rom/gpio.h"
6  #endif
7
8      /* Optional feature includes */
9  #ifdef CONFIG_STAR_ENABLE_DEBUG_LOGGING
10 #include "esp_debug_helpers.h"
11 #endif

```

5.99 Include Comments

Add comments for non-obvious includes explaining why they are needed.

```

1  #include "star_bus_manager.h"
2
3  #include "freertos/FreeRTOS.h"
4
5  #include <inttypes.h>
6  #include <string.h>

```

```

7      /* Platform-specific: RX72N uses rx_check.h */
8
9  #include "esp_log.h"
10 #include "rx_check.h"
11 #include "star_bus_manager.h" /* Needed for star_bus_manager_find_bus */
12 #include "star_bus_types.h"  /* Needed for star_bus_config_t and union */

```

5.100 Avoiding Circular Dependencies

Structure your includes to avoid circular dependencies.

```

1  /* Problem: Circular dependency */
2  /* star_bus_manager.h includes star_bus_config.h */
3  /* star_bus_config.h includes star_bus_manager.h */
4
5  /* Solution: Use forward declarations */
6  /* star_bus_config.h */
7  struct star_bus_manager; /* Forward declare, don't include */
8
9  rx_err_t star_bus_config_init(star_bus_config_t* config,
10 struct star_bus_manager* manager);
11
12 /* star_bus_config.c - Include full header here */
13 #include "star_bus_config.h"
14 #include "star_bus_manager.h" /* Full definition needed in .c */

```

5.101 Summary

Order	Category	Style
1	Primary header (.c files)	"..."
2	FreeRTOS	"freertos/..."
3	Standard library	<...>
4	Platform HAL	"..."
5	Project	"..."

- Always include `FreeRTOS.h` before other FreeRTOS headers
- Separate groups with blank lines
- Alphabetize within each group
- Minimize includes in headers; use forward declarations
- Add comments for non-obvious include dependencies

This project follows the rule of **2 spaces** for indentation, without using tabs.

Unix-style line endings ('LF', represented as '\n') are mandatory.

Logging is handled using platform-specific logging macros (e.g., `RX_LOG_ *` for STAR, `ESP_LOG *` for ESP-IDF compatibility layer).

- `RX_LOG_ERROR` / `ESP_LOGE` - Error

- `RX_LOG_WARN` / `ESP_LOGW` - Warning
- `RX_LOG_INFO` / `ESP_LOGI` - Info
- `RX_LOG_DEBUG` / `ESP_LOGD` - Debug
- `RX_LOG_VERBOSE` / `ESP_LOGV` - Verbose

This section establishes comprehensive naming standards for all identifiers in the STAR firmware codebase. Consistent naming improves readability, maintainability, and reduces cognitive load when navigating the codebase.

5.102 General Rules

- **Language:** All identifiers must be in English.
- **Clarity:** Names should be descriptive and self-documenting.
- **Abbreviations:** Avoid abbreviations unless they are widely understood (e.g., GPIO, I2C, SPI).

5.103 Functions and Variables

Functions and variables use `snake_case`—all lowercase with words separated by underscores.

```

1  /* CORRECT - snake_case for functions and variables */
2  esp_err_t star_bus_manager_init(star_bus_manager_t* manager, const char*
   tag);
3  uint32_t  error_count;
4  size_t    bytes_written;
5  bool      is_initialized;
6
7  /* WRONG - other naming styles */
8  rx_err_t  StarBusManagerInit();    /* PascalCase */
9  rx_err_t  starBusManagerInit();    /* camelCase */
10 uint32_t  ErrorCount;               /* PascalCase */

```

5.104 Module Prefixes

All public functions must use the module prefix pattern: `star_[module]_[function]`.

```

1  /* From star_bus_manager.h */
2  rx_err_t star_bus_manager_init(...);
3  rx_err_t star_bus_manager_add_bus(...);
4  rx_err_t star_bus_manager_remove_bus(...);
5  rx_err_t star_bus_manager_deinit(...);
6
7  /* From star_bus_config.h */
8  star_bus_config_t* star_bus_config_create_i2c(...);
9  star_bus_config_t* star_bus_config_create_spi_device(...);
10 rx_err_t          star_bus_config_destroy(...);
11
12 /* From star_bus_i2c.h */
13 rx_err_t star_bus_i2c_write(...);

```

```

14 rx_err_t star_bus_i2c_read(...);
15 void      star_bus_i2c_init_default_ops(...);
16
17 /* From star_error_handler.h */
18 rx_err_t error_handler_init(...);
19 rx_err_t error_handler_record_error(...);
20 bool     error_handler_can_retry(...);

```

5.105 Constants and Macros

Constants and macros use `SCREAMING_SNAKE_CASE`—all uppercase with words separated by underscores.

```

1  /* CORRECT - SCREAMING_SNAKE_CASE for macros and constants */
2  #define STAR_BUS_NAME_MAX_LEN (32)
3  #define CONFIG_STAR_KCONFIG_BUS_MUTEX_TIMEOUT_MS (1000)
4  #define I2C_MASTER_WRITE 0
5  #define I2C_MASTER_READ 1
6  #define GPIO_NUM_MAX 48
7
8  /* Convenience macro with proper naming */
9  #define RECORD_ERROR(handler, code, desc)
10     \
11     do {
12         \
13         error_handler_record_error((handler), (code), (desc), __FILE__,
14         \
15         __LINE__, __func__);
16     } while (0)
17
18 #define STAR_IFACE_RECORD_ERROR(iface, err, msg)
19     \
20     ((iface) && (iface)->record_error
21         \
22         ? (iface)->record_error((iface)->ctx, (err), (msg), __FILE__,
23         \
24         __LINE__, __func__)
25         : (err))
26
27 /* WRONG */
28 #define star_bus_name_max_len 32 /* lowercase */
29 #define StarBusNameMaxLen 32    /* PascalCase */

```

5.106 Type Names

All custom types must use `snake_case` with the `_t` suffix.

```

1 /* CORRECT - snake_case_t for type names */
2 typedef struct star_bus_config star_bus_config_t;
3 typedef struct star_bus_manager star_bus_manager_t;

```

```

4 typedef struct error_handler      error_handler_t;
5 typedef enum star_bus_type       star_bus_type_t;
6
7 /* Callback function types also use _t suffix */
8 typedef rx_err_t (*star_bus_callback_t)(star_bus_config_t* bus, void*
   user_ctx);
9 typedef rx_err_t (*pin_registration_function_t)(gpio_num_t pin_num,
10 const char* bus_name,
11 const char* pin_usage,
12 void* user_ctx);
13
14 /* WRONG */
15 typedef struct StarBusConfig StarBusConfig; /* PascalCase */
16 typedef struct star_bus_config star_bus_config; /* missing _t suffix */

```

5.107 Enum Members

Enum members use the `k_` prefix followed by `snake_case`.

```

1 /* CORRECT - k_prefix with snake_case */
2 typedef enum {
3     k_star_bus_type_none,    /**< No bus type specified */
4     k_star_bus_type_i2c,    /**< I2C bus */
5     k_star_bus_type_spi,    /**< SPI bus */
6     k_star_bus_type_gpio,   /**< GPIO bus */
7     k_star_bus_type_adc,    /**< ADC bus */
8     k_star_bus_type_count,  /**< Number of bus types (sentinel) */
9 } star_bus_type_t;
10
11 /* Usage in switch statements */
12 switch (config->type) {
13     case k_star_bus_type_i2c: {
14         /* Handle I2C */
15         break;
16     }
17     case k_star_bus_type_spi: {
18         /* Handle SPI */
19         break;
20     }
21     default: {
22         RX_LOG_WARN(s_TAG, "Unknown bus type: %d", config->type);
23         break;
24     }
25 }
26
27 /* WRONG */
28 typedef enum {
29     STAR_BUS_TYPE_I2C,    /* SCREAMING_SNAKE_CASE without k_ */
30     StarBusTypeI2c,      /* PascalCase */
31     starBusTypeI2c,      /* camelCase */
32 } bad_enum_t;

```

5.108 Static Variables (File-Scoped)

Static file-scoped variables use the `s_` prefix followed by `snake_case`.

```

1  /* CORRECT - s_ prefix for static file-scoped variables */
2  static const char* s_TAG = "STAR_BUS_MANAGER";
3  static const uint32_t s_i2c_timeout_ms = 1000;
4
5  /* From star_bus_i2c.c */
6  static const char* s_TAG = "STAR_BUS_I2C";
7  static const uint32_t s_i2c_timeout_ms = 1000;
8
9  /* From star_bus_config.c */
10 static const char* s_TAG = "STAR_BUS_CONFIG";
11
12 /* WRONG - missing s_ prefix */
13 static const char* TAG = "MODULE";
14 static uint32_t timeout_ms = 1000;

```

5.109 Global Variables

Global variables use the `g_` prefix followed by `snake_case`. However, global variables are **strongly discouraged**. Prefer dependency injection or static file-scoped variables.

```

1  /* CORRECT (but discouraged) - g_ prefix for globals */
2  g_system_state_t g_system_state;
3  uint32_t g_error_count;
4
5  /* PREFERRED - use dependency injection instead */
6  typedef struct {
7      star_error_interface_t *error_iface; /* Injected */
8      star_pin_interface_t *pin_iface;     /* Injected */
9  } star_bus_manager_t;
10
11 /* Initialize with injected dependencies */
12 rx_err_t star_bus_manager_init(star_bus_manager_t* manager,
13 const char* tag,
14 star_error_interface_t* error_iface,
15 star_pin_interface_t* pin_iface);

```

5.110 Private Functions

5.110.1 File-Scoped Static Functions (internal_ prefix)

Static functions that are internal to a single source file use the `internal_` prefix.

```

1  /* From star_bus_manager.c - internal helper functions */
2  static rx_err_t internal_register_bus_pin(star_pin_interface_t* pin_iface,
3  gpio_num_t pin,
4  const char* bus_name,
5  const char* usage,
6  bool can_be_shared)
7  {
8      if (pin < 0 || pin >= GPIO_NUM_MAX) {

```



```

9         return RX_OK; /* Not an error, pin is not used */
10    }
11    /* ... implementation ... */
12}
13
14static rx_err_t internal_unregister_bus_pin(star_pin_interface_t*
15    pin_iface,
16    gpio_num_t          pin,
17    const char*         bus_name,
18    const char*         usage)
19{
20    /* ... implementation ... */
21}
22
23static rx_err_t internal_register_config_pins(star_pin_interface_t*
24    pin_iface,
25    const star_bus_config_t* config)
26{
27    /* ... implementation ... */
28}
29
30/* From star_bus_i2c.c */
31static rx_err_t internal_star_bus_i2c_write(const star_bus_config_t*
32    config,
33    const uint8_t*      data,
34    size_t              len,
35    uint8_t             reg_addr,
36    size_t*             bytes_written);
37
38static rx_err_t internal_i2c_execute_with_retry(const star_bus_config_t*
39    config,
40    i2c_port_t          port,
41    i2c_cmd_handle_t     cmd,
42    const char*          operation_name);

```

5.110.2 Exposed Private Functions (priv_ prefix)

Functions that must be exposed across files within a module (but are not part of the public API) use the `priv_` prefix.

```

1  /* In private header (e.g., star_bus_internal.h) */
2  /* These functions are used by multiple .c files in the same module
3  but should not be called by external code */
4
5  rx_err_t priv_star_bus_validate_config(const star_bus_config_t* config);
6  rx_err_t priv_star_bus_acquire_mutex(star_bus_manager_t* manager);
7  void      priv_star_bus_release_mutex(star_bus_manager_t* manager);
8
9  /* Used in implementation files within the module */
10 rx_err_t star_bus_config_init(star_bus_config_t* config,
11     struct star_bus_manager* manager)
12 {
13     /* Validate using private helper */

```

```

14     esp_err_t ret = priv_star_bus_validate_config(config);
15     if (ret != RX_OK) {
16         return ret;
17     }
18     /* ... rest of implementation ... */
19 }

```

5.111 Summary Table

Identifier Type	Convention	Example
Functions	snake_case	star_bus_manager_init
Variables	snake_case	bytes_written
Constants/Macros	SCREAMING_SNAKE_CASE	STAR_BUS_NAME_MAX_LEN
Type names	snake_case_t	star_bus_config_t
Enum members	k_snake_case	k_star_bus_type_i2c
Static variables	s_snake_case	s_TAG
Global variables	g_snake_case	g_system_state
Internal functions	internal_snake_case	internal_register_bus_pin
Private functions	priv_snake_case	priv_star_bus_validate_config
Module prefix	star_[module]_	star_bus_, star_error_

This section describes the patterns and conventions for defining custom types in the STAR firmware codebase. Consistent type definition patterns improve code readability and enable better tooling support.

5.112 Typedef Struct Pattern

All structures should be defined using the typedef pattern with the `_t` suffix.

5.112.1 Standard Pattern

```

1  /* Forward declaration (in header for dependencies) */
2  typedef struct star_bus_config star_bus_config_t;
3  typedef struct star_bus_manager star_bus_manager_t;
4
5  /* Full definition (in header or implementation) */
6  typedef struct star_bus_config {
7      const char *name;          /**< Unique name for this bus/device instance
8          */
9      star_bus_type_t type;      /**< Type of bus (I2C, SPI, etc.) */
10     bool initialized;          /**< Whether this bus has been initialized */
11     void *handle;              /**< Driver/device handle */
12     void *user_ctx;            /**< User context pointer for callbacks */
13
14     /* Protocol-specific configuration (see union section) */
15     union {
16         star_i2c_bus_config_t i2c;
17         star_spi_bus_config_t spi;
18         star_gpio_bus_config_t gpio;
19         star_adc_bus_config_t adc;

```

```

19     } proto;
20
21     struct star_bus_config *next; /**< Linked list pointer */
22 } star_bus_config_t;

```

5.112.2 Error Handler Example

```

1 /* From star_error_handler.h */
2 typedef struct error_handler {
3     uint32_t error_count; /**< Total number of errors recorded
4     */
5     uint32_t max_retries; /**< Maximum retry attempts allowed */
6     uint32_t current_retry; /**< Current retry attempt counter */
7     uint32_t base_retry_delay; /**< Base delay between retries (ms)
8     */
9     uint32_t max_retry_delay; /**< Maximum retry delay (ms) */
10    uint32_t current_retry_delay; /**< Current delay with backoff */
11    rx_err_t last_error; /**< Last recorded error code */
12    bool in_error_state; /**< Whether in error state */
13    void *reset_context; /**< Context for reset function */
14    SemaphoreHandle_t mutex; /**< Mutex for thread-safety */
15
16    rx_err_t (*reset_fn)(void *context); /**< Optional reset function */
17 } error_handler_t;

```

5.113 Union Usage for Protocol Configurations

Unions are used to store protocol-specific configurations efficiently. This pattern allows a single configuration structure to support multiple bus types.

```

1 /* From star_bus_manager_types.h */
2 typedef struct star_bus_config {
3     const char *name;
4     star_bus_type_t type; /* Discriminator for the union */
5     bool initialized;
6     void *handle;
7     void *user_ctx;
8
9     /* Union holds protocol-specific configuration */
10    union {
11        star_i2c_bus_config_t i2c; /**< I2C-specific configuration */
12        star_spi_bus_config_t spi; /**< SPI-specific configuration */
13        star_gpio_bus_config_t gpio; /**< GPIO-specific configuration */
14        star_adc_bus_config_t adc; /**< ADC-specific configuration */
15    } proto;
16
17    struct star_bus_config *next;
18 } star_bus_config_t;
19
20 /* Accessing union members based on type discriminator */
21 switch (config->type) {
22     case k_star_bus_type_i2c: {

```

```

23     i2c_port_t port = config->proto.i2c.port;
24     uint8_t address = config->proto.i2c.address;
25     /* ... */
26     break;
27 }
28 case k_star_bus_type_spi: {
29     spi_host_device_t host = config->proto.spi.host;
30     gpio_num_t copi_pin = config->proto.spi.copi_io_num;
31     /* ... */
32     break;
33 }
34 /* ... other cases ... */
35 }

```

5.113.1 Protocol - Specific Structures

```

1  /* I2C bus configuration (from star_bus_protocol_types.h) */
2  typedef struct star_i2c_bus_config {
3      i2c_port_t port;                /**< I2C port number */
4      i2c_config_t config;            /**< Platform I2C configuration */
5      uint8_t address;                /**< 7-bit I2C device address */
6      star_i2c_callbacks_t callbacks; /**< User callbacks */
7      star_i2c_ops_t ops;              /**< Operation function pointers */
8  } star_i2c_bus_config_t;
9
10 /* SPI bus configuration */
11 typedef struct star_spi_bus_config {
12     spi_host_device_t host;          /**< SPI host number */
13     bool is_peripheral;               /**< True if SPI peripheral
14         mode */
15     spi_bus_config_t bus_cfg;         /**< Platform SPI bus config
16         */
17     spi_device_interface_config_t dev_cfg; /**< Device config */
18     star_spi_callbacks_t callbacks;
19     star_spi_ops_t ops;
20
21     /* Inclusive terminology pin names (see Terminology section) */
22     gpio_num_t copi_io_num; /**< Controller Out, Peripheral In */
23     gpio_num_t cipo_io_num; /**< Controller In, Peripheral Out */
24     gpio_num_t sclk_io_num; /**< Serial Clock */
25     gpio_num_t cs_io_num; /**< Chip Select */
26     /* ... */
27 } star_spi_bus_config_t;

```

5.114 Callback Function Types

Callback function pointer types follow a consistent pattern with the `_t` suffix.

```

1  /* From star_bus_common_types.h - Pin registration callback */
2  typedef rx_err_t (*pin_registration_function_t)(gpio_num_t pin_num,
3  const char* bus_name,
4  const char* pin_usage,

```

```

5 void*          user_ctx);
6
7 /* From star_bus_manager.h - Bus access callback */
8 typedef rx_err_t (*star_bus_callback_t)(star_bus_config_t* bus,
9 void*          user_ctx);
10
11 /* From star_bus_function_types.h - I2C operation callbacks */
12 typedef rx_err_t (*star_i2c_write_fn_t)(const star_bus_config_t* config,
13 const uint8_t*      data,
14 size_t              len,
15 uint8_t             reg_addr,
16 size_t*             bytes_written);
17
18 typedef rx_err_t (*star_i2c_read_fn_t)(const star_bus_config_t* config,
19 uint8_t*           data,
20 size_t             len,
21 uint8_t            reg_addr,
22 size_t*            bytes_read);
23
24 /* Event callbacks */
25 typedef void (*star_i2c_transfer_complete_cb_t)(const star_bus_event_t*
26 event,
27 void*          user_ctx);
28
29 typedef void (*star_i2c_error_cb_t)(const star_bus_event_t* event,
30 rx_err_t      error,
31 void*          user_ctx);
32
33 /* Grouping related callbacks in a struct */
34 typedef struct star_i2c_callbacks {
35     star_i2c_transfer_complete_cb_t on_transfer_complete;
36     star_i2c_error_cb_t on_error;
37 } star_i2c_callbacks_t;

```

5.115 Interface Patterns (Dependency Injection)

Interfaces use structs with function pointers and an opaque context pointer. This pattern enables dependency injection and testability.

```

1 /* From star_error_interface.h */
2 typedef struct star_error_interface {
3     /**
4      * @brief Record an error
5      * @param ctx Implementation context
6      * @param error Error code
7      * @param message Error message
8      * @param file Source file
9      * @param line Line number
10     * @param func Function name
11     * @return ESP_OK on success
12     */
13    rx_err_t (*record_error)(void *ctx, rx_err_t error, const char
14    *message,

```

```

14         const char *file, int line, const char
15             *func);
16
17     /**
18     * @brief Check if retry is possible
19     * @param ctx Implementation context
20     * @return true if retry is allowed
21     */
22     bool (*can_retry)(void *ctx);
23
24     /**
25     * @brief Reset error state
26     * @param ctx Implementation context
27     * @return ESP_OK on success
28     */
29     rx_err_t (*reset_state)(void *ctx);
30
31     /**
32     * @brief Implementation context (opaque pointer)
33     */
34     void *ctx;
35 } star_error_interface_t;
36
37 /* From star_pin_interface.h */
38 typedef struct star_pin_interface {
39     rx_err_t (*register_pin)(void *ctx, int pin, const char
40         *description,
41         bool shared);
42     rx_err_t (*unregister_pin)(void *ctx, int pin, const char
43         *description);
44     rx_err_t (*validate)(void *ctx);
45     void *ctx;
46 } star_pin_interface_t;

```

5.115.1 Interface Usage Pattern

```

1  /* Creating an interface from concrete implementation */
2  error_handler_t error_handler;
3  error_handler_init(&error_handler, 3, 100, 5000, NULL, NULL);
4
5  star_error_interface_t error_iface;
6  error_handler_get_interface(&error_iface, &error_handler);
7
8  /* Injecting interfaces into components */
9  star_bus_manager_t bus_manager;
10 star_bus_manager_init(&bus_manager, "main", &error_iface, &pin_iface);
11
12 /* Using interface through function pointers */
13 if (error_iface.can_retry(error_iface.ctx)) {
14     /* Retry operation */
15 }
16
17 /* Or using the convenience macro */

```

```

18 STAR_IFACE_RECORD_ERROR(&error_iface, ESP_ERR_TIMEOUT, "Operation timed
    out");

```

5.116 Opaque Handle Patterns

For complex objects that should not be directly manipulated, use opaque handles.

```

1  /* Forward declaration creates an opaque type */
2  typedef struct star_bus_manager star_bus_manager_t;
3
4  /* Public API only uses pointers to the opaque type */
5  esp_err_t star_bus_manager_init(star_bus_manager_t* manager, ...);
6  rx_err_t star_bus_manager_add_bus(star_bus_manager_t* manager, ...);
7
8  /* Full definition is only in the .c file or private header */
9  /* Users cannot access internal fields directly */
10
11 /* Example usage - users allocate storage but don't access internals */
12 star_bus_manager_t bus_manager; /* Stack allocation */
13 star_bus_manager_init(&bus_manager, "main", &error_iface, &pin_iface);
14
15 /* Or heap allocation */
16 star_bus_manager_t* manager_ptr = malloc(sizeof(star_bus_manager_t));
17 star_bus_manager_init(manager_ptr, "main", &error_iface, &pin_iface);

```

5.117 Operations Structure Pattern

Group related function pointers in an operations structure for pluggable implementations.

```

1  /* From star_bus_protocol_types.h */
2  typedef struct star_i2c_ops {
3      star_i2c_write_fn_t write; /**< Write with register
4      */
5      star_i2c_read_fn_t read; /**< Read with register
6      */
7      star_i2c_write_command_fn_t write_command; /**< Write command byte
8      */
9      star_i2c_read_raw_fn_t read_raw; /**< Read raw bytes */
10 } star_i2c_ops_t;
11
12 typedef struct star_spi_ops {
13     star_spi_transmit_fn_t transmit; /**< Transmit only */
14     star_spi_receive_fn_t receive; /**< Receive only */
15     star_spi_transfer_fn_t transfer; /**< Full-duplex transfer */
16 } star_spi_ops_t;
17
18 typedef struct star_gpio_ops {
19     rx_err_t (*write_digital)(const struct star_bus_config *config,
20                             uint8_t pin_index, uint8_t value);
21     rx_err_t (*read_digital)(const struct star_bus_config *config,
22                             uint8_t pin_index, uint8_t *value);
23 } star_gpio_ops_t;
24
25

```

```

22  /* Initializing default operations */
23  void star_bus_i2c_init_default_ops(star_i2c_ops_t* ops)
24  {
25      if (ops == NULL) {
26          RX_LOG_ERROR(s_TAG, "Cannot initialize NULL ops pointer");
27          return;
28      }
29      ops->write = internal_star_bus_i2c_write;
30      ops->read = internal_star_bus_i2c_read;
31      ops->write_command = internal_star_bus_i2c_write_command;
32      ops->read_raw = internal_star_bus_i2c_read_raw;
33  }

```

5.118 Manager Structure Pattern

Manager structures coordinate multiple resources with thread-safe access.

```

1  /* From star_bus_manager_types.h */
2  typedef struct star_bus_manager {
3      star_bus_config_t *buses;           /**< Linked list of bus
        configs */
4      SemaphoreHandle_t mutex;           /**< Mutex for thread-safety */
5      const char *tag;                   /**< Logging tag */
6      star_error_interface_t *error_iface; /**< Injected error handler */
7      star_pin_interface_t *pin_iface;    /**< Injected pin validator */
8
9      /* Resource tracking */
10     bool spi_host_initialized[SPI_HOST_MAX];
11     int spi_device_count[SPI_HOST_MAX];
12 } star_bus_manager_t;

```

5.119 Best Practices

- **Always use `_t` suffix:** Makes types easily distinguishable from variables.
- **Use forward declarations:** Minimize header dependencies and compilation time.
- **Document all fields:** Use Doxygen comments for struct members.
- **Keep unions discriminated:** Always pair unions with a type field.
- **Prefer static const over `#define`:** For typed constants within structures.
- **Use opaque types for encapsulation:** Hide implementation details from users.
- **Group related function pointers:** Use ops structs for pluggable implementations.

This section describes the standard file and directory structure for the STAR firmware codebase. Consistent organization improves navigability and maintainability.

5.120 Library Directory Structure

Each library follows a standard component structure (PlatformIO/ESP-IDF on ESP32, CMake on RX72N):

```
lib/star_component/  
  CMakeLists.txt      # CMake build configuration  
  library.json        # PlatformIO library metadata  
  include/            # Public headers (API)  
    star_component.h  
    star_component_types.h  
  src/                # Implementation files  
    star_component.c
```

5.120.1 Example: star_bus Library

```
lib/star_bus/  
  CMakeLists.txt  
  library.json  
  include/  
    star_bus_adc.h  
    star_bus_common_types.h  
    star_bus_config.h  
    star_bus_event_types.h  
    star_bus_function_types.h  
    star_bus_gpio.h  
    star_bus_i2c.h  
    star_bus_manager.h  
    star_bus_manager_types.h  
    star_bus_protocol_types.h  
    star_bus_spi.h  
    star_bus_types.h  
  src/  
    star_bus_adc.c  
    star_bus_config.c  
    star_bus_gpio.c  
    star_bus_i2c.c  
    star_bus_manager.c  
    star_bus_spi.c  
    star_bus_types.c
```

5.121 CMakeLists.txt Structure

```
1 #lib / star_bus / CMakeLists.txt  
2  
3 idf_component_register(  
4   SRCS  
5     "src/star_bus_adc.c"  
6     "src/star_bus_config.c"
```

```

7 "src/star_bus_gpio.c"
8 "src/star_bus_i2c.c"
9 "src/star_bus_manager.c"
10 "src/star_bus_spi.c"
11 "src/star_bus_types.c"
12 INCLUDE_DIRS
13 "include"
14 REQUIRES
15 driver
16 esp_adc
17 freertos
18 star_core
19 )

```

5.122 Header File Organization

Header files must follow a consistent internal structure.

5.122.1 Header File Template

```

1      /* lib/star_bus/include/star_bus_manager.h */
2
3  #ifndef STAR_COMPONENT_BUS_MANAGER_H
4  #define STAR_COMPONENT_BUS_MANAGER_H
5
6  #ifdef __cplusplus
7  extern "C" {
8  #endif
9
10     /* === Includes === */
11  #include "esp_err.h"
12  #include "star_bus_manager_types.h"
13  /**
14   * @file star_bus_manager.h
15   * @brief Unified bus manager for I2C, SPI, GPIO, and other bus
16   *        protocols
17   *
18   * The bus manager provides a central registry for managing multiple
19   * bus configurations. It supports dependency injection of error
20   * handlers
21   * and pin validators for loose coupling.
22   *
23   * Key Features:
24   * - Thread-safe bus management with mutex protection
25   * - Support for multiple bus types (I2C, SPI, GPIO, etc.)
26   * - Automatic pin registration and conflict detection
27   * - Safe bus access via callback pattern
28   *
29   * Example Usage:
30   * @code
31   * // Initialize bus manager with dependency injection
32   * star_bus_manager_t bus_manager;

```

```

31     * star_bus_manager_init(&bus_manager, "main", &error_iface,
32         &pin_iface);
33     *
34     * // Create and add an I2C bus
35     * star_bus_config_t* i2c_bus = star_bus_config_create_i2c(
36         "sensor_i2c", I2C_NUM_0, 0x68, GPIO_NUM_21, GPIO_NUM_22,
37         400000);
38     * star_bus_manager_add_bus(&bus_manager, i2c_bus);
39     * @endcode
40     */
41     /* === Forward Declarations === */
42     /* (if needed beyond what's in included headers) */
43     /* === Public Functions === */
44     /**
45     * @brief Initialize a bus manager instance.
46     *
47     * @param[out] manager      Pointer to bus manager to initialize.
48     *                          Must not
49     *                          be NULL.
50     * @param[in]  tag          Optional tag string for logging. NULL
51     *                          uses
52     *                          default.
53     * @param[in]  error_iface  Optional error handler interface (can be
54     *                          NULL).
55     * @param[in]  pin_iface    Optional pin validator interface (can be
56     *                          NULL).
57     * @return rx_err_t RX_OK on success, RX_ERR_INVALID_ARG if manager
58     *         is
59     *         NULL, ESP_ERR_NO_MEM if mutex creation fails.
60     */
61     rx_err_t star_bus_manager_init(
62         star_bus_manager_t * manager, const char *tag,
63         star_error_interface_t *error_iface, star_pin_interface_t
64         *pin_iface);
65
66     /* ... more function declarations ... */
67
68 #ifdef __cplusplus
69 }
70 #endif
71 #endif /* STAR_COMPONENT_BUS_MANAGER_H */

```

5.122.2 Header Section Order

1. **File path comment:** Identifies the file location
2. **Include guard:** `#ifndef STAR_COMPONENT_FILENAME_H`
3. **C++ extern “C” opening:** For C++ compatibility

4. **Includes:** System, then platform HAL, then project headers
5. **File documentation:** @file Doxygen block with overview
6. **Forward declarations:** If needed
7. **Constants and macros:** Public defines
8. **Type definitions:** Enums, structs, typedefs
9. **Function declarations:** Grouped by category
10. **C++ extern “C” closing:** Matches opening
11. **Include guard closing:** #endif /* ... */

5.123 Include Guard Naming Convention

Include guards follow the pattern: `STAR_COMPONENT_FILENAME_H`

```

1      /* star_bus_manager.h */
2 #ifndef STAR_COMPONENT_BUS_MANAGER_H
3 #define STAR_COMPONENT_BUS_MANAGER_H
4      /* ... */
5 #endif /* STAR_COMPONENT_BUS_MANAGER_H */
6
7      /* star_bus_config.h */
8 #ifndef STAR_COMPONENT_BUS_CONFIG_H
9 #define STAR_COMPONENT_BUS_CONFIG_H
10     /* ... */
11 #endif /* STAR_COMPONENT_BUS_CONFIG_H */
12
13     /* star_error_interface.h */
14 #ifndef STAR_ERROR_INTERFACE_H
15 #define STAR_ERROR_INTERFACE_H
16     /* ... */
17 #endif /* STAR_ERROR_INTERFACE_H */
18
19     /* star_pin_interface.h */
20 #ifndef STAR_PIN_INTERFACE_H
21 #define STAR_PIN_INTERFACE_H
22     /* ... */
23 #endif /* STAR_PIN_INTERFACE_H */

```

5.124 Source File Organization

Source files follow a consistent internal structure.

5.124.1 Source File Template

```

1      /* lib/star_bus/src/star_bus_manager.c */
2
3      /* === Primary Header === */
4 #include "star_bus_manager.h"

```

```

5
6      /* === System Includes === */
7 #include "freertos/FreeRTOS.h"
8 #include "freertos/semphr.h"
9
10 #include <stdio.h>
11 #include <stdlib.h>
12 #include <string.h>
13
14      /* === Platform HAL Includes === */
15      /* Platform-specific: RX72N uses rx_check.h */
16 #include "esp_log.h"
17 #include "rx_check.h"
18 #include "sdkconfig.h"
19
20      /* === Project Includes === */
21 #include "star_bus_adc.h"
22 #include "star_bus_config.h"
23 #include "star_bus_gpio.h"
24
25      /* === Constants === */
26
27 static const char* s_TAG = "STAR_BUS_MANAGER";
28
29      /* === Private Function Prototypes === */
30
31 static rx_err_t internal_register_bus_pin(star_pin_interface_t* pin_iface,
32 gpio_num_t pin,
33 const char* bus_name,
34 const char* usage,
35 bool can_be_shared);
36
37 static rx_err_t internal_unregister_bus_pin(star_pin_interface_t*
38 pin_iface,
39 gpio_num_t pin,
40 const char* bus_name,
41 const char* usage);
42
43      /* === Public Functions === */
44
45 rx_err_t star_bus_manager_init(star_bus_manager_t* manager,
46 const char* tag,
47 star_error_interface_t* error_iface,
48 star_pin_interface_t* pin_iface)
49 {
50     RX_RETURN_ON_FALSE(manager, RX_ERR_INVALID_ARG, s_TAG,
51         "Manager pointer is NULL");
52
53     manager->buses = NULL;
54     manager->error_iface = error_iface;
55     manager->pin_iface = pin_iface;
56
57     /* ... rest of implementation ... */

```

```

58     return RX_OK;
59 }
60
61 /* ... more public functions ... */
62
63 /* === Private Functions === */
64
65 static rx_err_t internal_register_bus_pin(star_pin_interface_t* pin_iface,
66 gpio_num_t          pin,
67 const char*         bus_name,
68 const char*         usage,
69 bool                can_be_shared)
70 {
71     if (pin < 0 || pin >= GPIO_NUM_MAX) {
72         return RX_OK; /* Not an error, pin is not used */
73     }
74     /* ... implementation ... */
75 }

```

5.124.2 Source Section Order

1. **File path comment:** Identifies the file location
2. **Primary header:** The corresponding .h file for this .c file
3. **System includes:** FreeRTOS, standard library (<...>)
4. **Platform HAL includes:** Platform-specific components
5. **Project includes:** Other project headers ("...")
6. **Constants:** static const variables, including s_TAG
7. **Private function prototypes:** Forward declarations of static functions
8. **Public functions:** Implementation of API functions
9. **Private functions:** Implementation of static helper functions

5.125 Types Header Separation

For complex modules, separate type definitions into dedicated headers:

```

star_bus/include/
    star_bus_manager.h          # Main API (functions)
    star_bus_manager_types.h    # Types for manager
    star_bus_common_types.h     # Shared types (enums, forward decls)
    star_bus_protocol_types.h   # Protocol-specific types
    star_bus_function_types.h   # Function pointer types
    star_bus_event_types.h      # Event structures
    star_bus_types.h            # Controller header (includes all)

```

5.125.1 Controller Header Pattern

```

1      /* star_bus_types.h - includes all type headers */
2  #ifndef STAR_COMPONENT_BUS_TYPES_H
3  #define STAR_COMPONENT_BUS_TYPES_H
4
5  #ifdef __cplusplus
6  extern "C" {
7  #endif
8
9      /* Controller include file for all public types */
10 #include "star_bus_common_types.h"
11 #include "star_bus_event_types.h"
12 #include "star_bus_function_types.h"
13 #include "star_bus_manager_types.h"
14 #include "star_bus_protocol_types.h"
15
16 #ifdef __cplusplus
17 }
18 #endif
19
20 #endif /* STAR_COMPONENT_BUS_TYPES_H */

```

5.126 Project Root Structure

```

star-esp32-firmware/
  CLAUDE.md          # Claude Code instructions
  platformio.ini      # PlatformIO configuration
  sdkconfig.defaults  # ESP-IDF default config
  lib/               # Libraries/components
    star_core/        # Core interfaces
    star_bus/         # Bus abstraction
    star_error_handler/
    star_pin_validator/
    star_sensor_*/    # Sensor drivers
    star_motor/
    star_pid/
  src/               # Main application
    main.c
  partitions/        # Partition tables
    partitions_4mb.csv
    partitions_16mb.csv
  docs/              # Documentation
    style_guide.tex
    style_guide_sections/
  scripts/           # Build/utility scripts
  test/              # Test files

```

5.127 Best Practices

- **One header per component:** Each component has its primary public header.
- **Minimize header dependencies:** Use forward declarations to reduce includes.
- **Self-contained headers:** Each header should compile independently.
- **Consistent naming:** Files match the component they contain.
- **Group related files:** Keep related headers and sources together.
- **Separate types from functions:** For complex modules, split into `_types.h`.
- **Document file purpose:** Use `@file` Doxygen blocks.

This section establishes the OSHWA (Open Source Hardware Association) inclusive terminology standards used throughout the STAR firmware codebase. These standards replace legacy terminology with more inclusive alternatives.

5.128 Overview

The STAR project follows inclusive terminology guidelines to ensure our codebase is welcoming to all contributors and avoids language with harmful historical connotations. This is particularly relevant in embedded systems where certain legacy terms have been deeply entrenched.

5.129 SPI Bus Terminology

5.129.1 COPI / CIPO(Not MOSI / MISO)

STAR Term	Legacy Term	Description
COPI	MOSI	Controller Out, Peripheral In
CIPO	MISO	Controller In, Peripheral Out
SCLK	SCLK	Serial Clock (unchanged)
CS	SS	Chip Select (unchanged)

```

1  /* CORRECT - OSHWA terminology */
2  typedef struct star_spi_bus_config {
3      gpio_num_t copi_io_num; /**< Controller Out, Peripheral In */
4      gpio_num_t cipo_io_num; /**< Controller In, Peripheral Out */
5      gpio_num_t sclk_io_num; /**< Serial Clock */
6      gpio_num_t cs_io_num;   /**< Chip Select */
7      /* ... */
8  } star_spi_bus_config_t;
9
10 /* Factory function uses inclusive naming */
11 star_bus_config_t* star_bus_config_create_spi_device(
12     const char*      name,
13     spi_host_device_t host,
14     gpio_num_t       copi_pin,   /* NOT mosi_pin */
15     gpio_num_t       cipo_pin,   /* NOT miso_pin */
16     gpio_num_t       sclk_pin,
17     int32_t          dma_chan,

```



```

18 const spi_device_interface_config_t* dev_cfg);
19
20 /* In documentation and comments */
21 /* CORRECT */
22 reg_result = register_pin_if_valid(curr->proto.spi.copi_io_num,
23 bus_name,
24 "SPI COPI", /* Descriptive usage */
25 reg_func,
26 user_ctx,
27 true);
28
29 /* WRONG */
30 reg_result = register_pin_if_valid(curr->proto.spi.mosi_io_num,
31 bus_name,
32 "SPI MOSI", /* Legacy terminology */
33 reg_func,
34 user_ctx,
35 true);

```

5.130 I2C and General Bus Terminology

5.130.1 Controller / Peripheral(Not Master / Slave)

STAR Term	Legacy Term	Description
Controller	Master	Device that initiates communication
Peripheral	Slave	Device that responds to controller
Primary	Master	For configuration structures
Main	Master	For general reference

```

1 /* CORRECT - Controller/Peripheral terminology */
2 typedef struct star_spi_bus_config {
3     spi_host_device_t host;
4     bool is_peripheral; /**< True if operating as SPI peripheral */
5     /* ... */
6 } star_spi_bus_config_t;
7
8 /* Factory function for peripheral mode */
9 star_bus_config_t* star_bus_config_create_spi_peripheral(
10 const char*      name,
11 spi_host_device_t host,
12 gpio_num_t      copi_pin,
13 gpio_num_t      cipo_pin,
14 gpio_num_t      sclk_pin,
15 gpio_num_t      cs_pin,
16 int32_t          queue_size,
17 uint8_t          mode);
18
19 /* In comments and documentation */
20 /**
21  * @brief I2C Controller operations
22  *
23  * The controller device initiates all transactions on the bus.

```

```

24  /* Peripheral devices respond when addressed by the controller.
25  */
26
27  /* WRONG */
28  bool is_slave;           /* Use is_peripheral */
29  star_bus_config_create_spi_slave(); /* Use _peripheral */

```

5.131 Mapping Platform Legacy APIs

Some platform HALs (like ESP-IDF) still use legacy terminology internally. When interfacing with these APIs, document the mapping clearly.

```

1  /* From star_bus_protocol_types.h */
2  typedef struct star_spi_bus_config {
3      /* ... */
4
5      /* SPI pin naming follows OSHWA standard:
6       * - COPI (Controller Out, Peripheral In) - replaces MOSI
7       * - CIP0 (Controller In, Peripheral Out) - replaces MISO
8       * This modern terminology removes master/slave language.
9       * Some platforms (like ESP-IDF) use legacy mosi/miso terminology,
10      * which we map here.
11     */
12     gpio_num_t
13         copi_io_num; /**< GPIO for COPI (maps to platform mosi_io_num)
14         */
15     gpio_num_t
16         cipo_io_num; /**< GPIO for CIP0 (maps to platform miso_io_num)
17         */
18     /* ... */
19 } star_spi_bus_config_t;
20
21 /* When setting up platform HAL structures (example: ESP32) */
22 static rx_err_t internal_setup_spi_bus(star_bus_config_t* config)
23 {
24     spi_bus_config_t bus_cfg = {
25         /* Map our inclusive terminology to platform legacy names */
26         .mosi_io_num = config->proto.spi.copi_io_num,
27         .miso_io_num = config->proto.spi.cipo_io_num,
28         .sclk_io_num = config->proto.spi.sclk_io_num,
29         .quadwp_io_num = -1,
30         .quadhd_io_num = -1,
31         .max_transfer_sz = config->proto.spi.max_transfer_sz,
32     };
33     /* ... */
34 }
35
36 /* Similarly for I2C */
37 /* Some platforms use I2C_MODE_SLAVE/MASTER, we document as
38  peripheral/controller */
39 i2c_config_t i2c_conf = {
40     .mode = I2C_MODE_MASTER, /* Controller mode in STAR terminology */
41     /* or */

```

```

39  .mode = I2C_MODE_SLAVE,    /* Peripheral mode in STAR terminology */
40  /* ... */
41  };

```

5.132 Documentation Guidelines

When writing comments, documentation, or user-facing text:

```

1  /* CORRECT - Use inclusive terminology in all documentation */
2
3  /**
4   * @brief Configure ESP32 as SPI peripheral device
5   *
6   * The peripheral will respond to transactions initiated by an
7   * external SPI controller. Data flows:
8   * - COPI: Data received from controller
9   * - CIPO: Data sent to controller
10  *
11  * @param[in] name Unique name for this SPI peripheral instance
12  * @param[in] host SPI host device
13  * @param[in] copi_pin GPIO for Controller Out, Peripheral In
14  * @param[in] cipo_pin GPIO for Controller In, Peripheral Out
15  * ...
16  */
17 star_bus_config_t* star_bus_config_create_spi_peripheral(...);
18
19 /* WRONG - Legacy terminology */
20 /**
21  * @brief Configure ESP32 as SPI slave device
22  *
23  * The slave will respond to transactions initiated by the
24  * SPI master. Data flows:
25  * - MOSI: Data from master to slave
26  * - MISO: Data from slave to master
27  */

```

5.133 Code Review Checklist

When reviewing code, check for:

- **Variable names:** No “master”, “slave”, “mosi”, “miso”
- **Function names:** Use “controller”, “peripheral”, “copi”, “cipo”
- **Comments:** Update any legacy terminology
- **Documentation:** Ensure Doxygen uses inclusive terms
- **String literals:** Check log messages and error strings
- **Platform HAL mapping:** Document when interfacing with legacy APIs

5.134 Common Patterns

```

1  /* Logging with inclusive terminology */
2  RX_LOG_INFO(s_TAG, "SPI peripheral initialized on host %d", host);
3  RX_LOG_INFO(s_TAG, "I2C controller configured on port %d", port);
4
5  /* Error messages */
6  ESP_LOGE(s_TAG, "Failed to initialize SPI peripheral: %s",
7  rx_err_to_name(ret));
8  ESP_LOGE(s_TAG, "I2C controller transaction failed");
9
10 /* Pin registration descriptions */
11 internal_register_bus_pin(pin_iface, config->proto.spi.copi_io_num,
12 config->name, "SPI COPI", true);
13 internal_register_bus_pin(pin_iface, config->proto.spi.cipo_io_num,
14 config->name, "SPI CIPO", true);

```

5.135 Summary

Use This	Not This
Controller	Master
Peripheral	Slave
COPI	MOSI
CIPO	MISO
Primary	Master (for configs)
Main	Master (general)
Allowlist	Whitelist
Blocklist	Blacklist

Following these guidelines ensures our codebase is inclusive and welcoming while maintaining technical clarity. The terminology accurately describes the functional roles of devices without relying on harmful historical language.

This section describes the key architectural patterns used throughout the STAR firmware codebase. These patterns enable loose coupling, testability, and maintainability in embedded systems.

5.136 Dependency Injection (DIP)

The Dependency Inversion Principle (DIP) is the foundational architectural pattern of the STAR framework. High-level modules depend on abstract interfaces rather than concrete implementations.

5.136.1 Interface Definition

Interfaces are defined as structs containing function pointers and an opaque context pointer.

```

1  /* From star_error_interface.h */
2  typedef struct star_error_interface {
3      rx_err_t (*record_error)(void *ctx, rx_err_t error, const char
4          *message,
5          const char *file, int line, const char
6          *func);
7      bool (*can_retry)(void *ctx);

```

```

6     rx_err_t (*reset_state)(void *ctx);
7     void *ctx; /* Opaque context pointer */
8 } star_error_interface_t;
9
10 /* From star_pin_interface.h */
11 typedef struct star_pin_interface {
12     rx_err_t (*register_pin)(void *ctx, int pin, const char
13         *description,
14         bool shared);
15     rx_err_t (*unregister_pin)(void *ctx, int pin, const char
16         *description);
17     rx_err_t (*validate)(void *ctx);
18     void *ctx;
19 } star_pin_interface_t;

```

5.136.2 Interface Implementation

Concrete implementations provide the actual functionality.

```

1 /* Create error handler and get interface */
2 error_handler_t error_handler;
3 error_handler_init(&error_handler, 3, 100, 5000, NULL, NULL);
4
5 star_error_interface_t error_iface;
6 error_handler_get_interface(&error_iface, &error_handler);
7
8 /* Implementation of get_interface */
9 void error_handler_get_interface(star_error_interface_t* iface,
10 error_handler_t* handler)
11 {
12     iface->record_error = adapter_record_error; /* Adapter function */
13     iface->can_retry = adapter_can_retry;
14     iface->reset_state = adapter_reset_state;
15     iface->ctx = handler; /* Concrete handler as context */
16 }

```

5.136.3 Dependency Injection Pattern

Components receive their dependencies through initialization functions.

```

1 /* Component declares interface dependencies */
2 typedef struct star_bus_manager {
3     star_bus_config_t *buses;
4     SemaphoreHandle_t mutex;
5     const char *tag;
6     star_error_interface_t *error_iface; /* Injected */
7     star_pin_interface_t *pin_iface; /* Injected */
8     /* ... */
9 } star_bus_manager_t;
10
11 /* Initialization receives dependencies */
12 rx_err_t star_bus_manager_init(star_bus_manager_t* manager,
13 const char* tag,

```

```

14 star_error_interface_t* error_iface,
15 star_pin_interface_t*  pin_iface)
16 {
17     RX_RETURN_ON_FALSE(manager, RX_ERR_INVALID_ARG, s_TAG,
18                         "Manager pointer is NULL");
19
20     manager->buses = NULL;
21     manager->error_iface = error_iface; /* Can be NULL */
22     manager->pin_iface = pin_iface;     /* Can be NULL */
23     /* ... */
24 }
25
26 /* Usage with injected dependencies */
27 error_handler_t error_handler;
28 error_handler_init(&error_handler, 3, 100, 5000, NULL, NULL);
29
30 star_error_interface_t error_iface;
31 star_pin_interface_t pin_iface;
32 error_handler_get_interface(&error_iface, &error_handler);
33 pin_validator_get_interface(&pin_iface);
34
35 star_bus_manager_t bus_manager;
36 star_bus_manager_init(&bus_manager, "main", &error_iface, &pin_iface);

```

5.136.4 NULL Interface Handling

Components gracefully handle NULL interfaces.

```

1  /* Check interface before use */
2  if (manager->error_iface && manager->error_iface->record_error) {
3      manager->error_iface->record_error(manager->error_iface->ctx, ret,
4                                          "Operation failed", __FILE__,
5                                          __LINE__,
6                                          __func__);
7  }
8
9  /* Or use convenience macro */
10 #define STAR_IFACE_RECORD_ERROR(iface, err, msg)
11     \
12     ((iface) && (iface)->record_error
13         \
14         ? (iface)->record_error((iface)->ctx, (err), (msg), __FILE__,
15                                 \
16                                 __LINE__, __func__)
17         \
18         : (err))

```

5.137 Bus Abstraction Pattern

The bus abstraction provides a unified interface for different communication protocols.

5.137.1 Unified Configuration

```

1  /* Single config type with protocol union */
2  typedef struct star_bus_config {
3      const char *name;
4      star_bus_type_t type; /* Discriminator */
5      bool initialized;
6      void *handle;
7      void *user_ctx;
8
9      union {
10         star_i2c_bus_config_t i2c;
11         star_spi_bus_config_t spi;
12         star_gpio_bus_config_t gpio;
13         star_adc_bus_config_t adc;
14     } proto;
15
16     struct star_bus_config *next;
17 } star_bus_config_t;

```

5.137.2 Factory Functions

Factory functions create configurations for specific protocols.

```

1  /* I2C bus factory */
2  star_bus_config_t* star_bus_config_create_i2c(
3      const char* name,
4      i2c_port_t port,
5      uint8_t address,
6      gpio_num_t sda_pin,
7      gpio_num_t scl_pin,
8      uint32_t clk_speed);
9
10 /* SPI device factory */
11 star_bus_config_t* star_bus_config_create_spi_device(
12     const char* name,
13     spi_host_device_t host,
14     gpio_num_t cop_i_pin,
15     gpio_num_t cipo_pin,
16     gpio_num_t sclk_pin,
17     int32_t dma_chan,
18     const spi_device_interface_config_t* dev_cfg);
19
20 /* GPIO bus factory */
21 star_bus_config_t* star_bus_config_create_gpio(
22     const char* name,
23     gpio_num_t* pins,
24     uint8_t pin_count);

```

5.137.3 Manager Pattern

The bus manager coordinates multiple bus configurations.

```

1  /* Initialize manager */

```

```

2 star_bus_manager_t bus_manager;
3 star_bus_manager_init(&bus_manager, "main", &error_iface, &pin_iface);
4
5 /* Add buses */
6 star_bus_config_t* i2c_bus = star_bus_config_create_i2c(
7 "sensor_i2c", I2C_NUM_0, 0x68, GPIO_NUM_21, GPIO_NUM_22, 400000);
8 star_bus_manager_add_bus(&bus_manager, i2c_bus);
9
10 /* Find and use buses */
11 star_bus_config_t* bus = star_bus_manager_find_bus(&bus_manager,
12 "sensor_i2c");
13
14 /* Safe access with callback (prevents use-after-free) */
15 rx_err_t my_callback(star_bus_config_t* bus, void* ctx) {
16     /* Access bus safely while mutex is held */
17     return RX_OK;
18 }
19 star_bus_manager_with_bus(&bus_manager, "sensor_i2c", my_callback, NULL);

```

5.138 Operations Structure Pattern

Group related function pointers for pluggable implementations.

```

1 /* Define operations structure */
2 typedef struct star_i2c_ops {
3     star_i2c_write_fn_t write;
4     star_i2c_read_fn_t read;
5     star_i2c_write_command_fn_t write_command;
6     star_i2c_read_raw_fn_t read_raw;
7 } star_i2c_ops_t;
8
9 /* Initialize with default implementations */
10 void star_bus_i2c_init_default_ops(star_i2c_ops_t* ops)
11 {
12     if (ops == NULL) {
13         RX_LOG_ERROR(s_TAG, "Cannot initialize NULL ops pointer");
14         return;
15     }
16     ops->write = internal_star_bus_i2c_write;
17     ops->read = internal_star_bus_i2c_read;
18     ops->write_command = internal_star_bus_i2c_write_command;
19     ops->read_raw = internal_star_bus_i2c_read_raw;
20 }
21
22 /* Use through function pointers */
23 rx_err_t star_bus_i2c_write(const star_bus_manager_t* manager,
24 const char* name, ...)
25 {
26     star_bus_config_t *bus_config = star_bus_manager_find_bus(manager,
27 name);
28     /* ... validation ... */
29     return bus_config->proto.i2c.ops.write(bus_config, data, len,
30 reg_addr,
31 bytes_written);

```


30 }

5.139 Thread-Safe Callback Pattern

Safely access shared resources through callbacks.

```

1  /* Callback type */
2  typedef rx_err_t (*star_bus_callback_t)(star_bus_config_t* bus,
3  void* user_ctx);
4
5  /* Thread-safe access function */
6  rx_err_t star_bus_manager_with_bus(star_bus_manager_t* manager,
7  const char* name,
8  star_bus_callback_t callback,
9  void* user_ctx)
10 {
11     ESP_RETURN_ON_FALSE(manager && name && callback, RX_ERR_INVALID_ARG,
12     s_TAG, "Invalid arguments");
13
14     /* Acquire mutex */
15     if (xSemaphoreTake(
16         manager->mutex,
17         pdMS_TO_TICKS(CONFIG_STAR_KCONFIG_BUS_MUTEX_TIMEOUT_MS)) !=
18         pdTRUE) {
19         return RX_ERR_TIMEOUT;
20     }
21
22     /* Find bus while holding mutex */
23     star_bus_config_t *found_bus = NULL;
24     for (star_bus_config_t *curr = manager->buses; curr; curr =
25         curr->next) {
26         if (curr->name && strcmp(curr->name, name) == 0) {
27             found_bus = curr;
28             break;
29         }
30     }
31
32     if (found_bus == NULL) {
33         xSemaphoreGive(manager->mutex);
34         return ESP_ERR_NOT_FOUND;
35     }
36
37     /* Invoke callback while holding mutex - prevents use-after-free */
38     rx_err_t callback_result = callback(found_bus, user_ctx);
39
40     xSemaphoreGive(manager->mutex);
41     return callback_result;
42 }
```

5.140 Thread Safety Patterns

5.140.1 Mutex Timeout Convention

Standard mutex timeout is 1000ms (configurable via Kconfig).

```

1  /* Standard mutex acquisition pattern */
2  if (xSemaphoreTake(manager->mutex,
3  pdMS_TO_TICKS(CONFIG_STAR_KCONFIG_BUS_MUTEX_TIMEOUT_MS))
4  != pdTRUE) {
5      ESP_LOGE(manager->tag, "Timeout acquiring mutex");
6      return ESP_ERR_TIMEOUT;
7  }
8
9  /* Critical section */
10 /* ... protected operations ... */
11
12 xSemaphoreGive(manager->mutex);

```

5.140.2 Mutex with Cleanup(goto pattern)

```

1  rx_err_t star_bus_manager_add_bus(star_bus_manager_t* manager,
2  star_bus_config_t* config)
3  {
4      RX_RETURN_ON_FALSE(manager && config, RX_ERR_INVALID_ARG, s_TAG,
5                          "Invalid arguments");
6
7      rx_err_t ret = RX_OK;
8
9      if (xSemaphoreTake(
10         manager->mutex,
11         pdMS_TO_TICKS(CONFIG_STAR_KCONFIG_BUS_MUTEX_TIMEOUT_MS)) !=
12         pdTRUE) {
13         return RX_ERR_TIMEOUT;
14     }
15
16     /* Check for duplicate name */
17     for (star_bus_config_t *curr = manager->buses; curr; curr =
18         curr->next) {
19         if (curr->name && strcmp(curr->name, config->name) == 0) {
20             ret = RX_ERR_INVALID_STATE;
21             goto add_give_mutex; /* Single exit point */
22         }
23     }
24
25     /* Initialize bus hardware */
26     ret = star_bus_config_init(config, manager);
27     if (ret != RX_OK) {
28         goto add_give_mutex;
29     }
30
31     /* Add to list */
32     config->next = manager->buses;
33     manager->buses = config;

```

```

34     add_give_mutex:
35         xSemaphoreGive(manager->mutex);
36         return ret;
37     }

```

5.141 Error Handler Ownership Pattern

Components track whether they own their error handler for proper cleanup.

```

1  /* Sensor handle with ownership tracking */
2  typedef struct mpu6050_handle {
3      star_bus_manager_t *bus_manager;
4      const char *bus_name;
5      star_error_interface_t *error_iface;
6      bool owns_error_handler; /* Ownership flag */
7      SemaphoreHandle_t mutex;
8      bool initialized;
9      /* ... */
10 } mpu6050_handle_t;
11
12 /* Initialization with optional interface */
13 rx_err_t star_sensor_mpu6050_init(mpu6050_handle_t* handle,
14 star_bus_manager_t* bus_manager,
15 const char* bus_name,
16 star_error_interface_t* error_iface,
17 const mpu6050_config_t* config)
18 {
19     if (error_iface != NULL) {
20         /* Use provided interface - we don't own it */
21         handle->error_iface = error_iface;
22         handle->owns_error_handler = false;
23     } else {
24         /* Create default - we own it */
25         handle->error_iface = star_error_interface_create_default();
26         handle->owns_error_handler = true;
27     }
28     /* ... */
29 }
30
31 /* Cleanup respects ownership */
32 rx_err_t star_sensor_mpu6050_deinit(mpu6050_handle_t* handle)
33 {
34     /* Clean up error interface if we own it */
35     star_error_interface_cleanup(handle->error_iface,
36                                handle->owns_error_handler);
37     handle->error_iface = NULL;
38     /* ... */
39 }
40
41 /* Helper for cleanup */
42 void star_error_interface_cleanup(star_error_interface_t* error_iface,
43 bool owns_handler)
44 {
45     if (!owns_handler || !error_iface) {

```

```

46     return; /* Not our responsibility */
47 }
48     error_handler_t *handler = (error_handler_t *)error_iface->ctx;
49     error_handler_destroy_default(handler);
50     free(error_iface);
51 }

```

5.142 Linked List Management

Bus configurations are managed as a singly-linked list.

```

1  /* Add to head of list (O(1)) */
2  config->next = manager->buses;
3  manager->buses = config;
4
5  /* Remove from list (O(n)) */
6  star_bus_config_t* prev = NULL;
7  for (star_bus_config_t* curr = manager->buses; curr; prev = curr, curr =
    curr->next) {
8      if (strcmp(curr->name, name) == 0) {
9          if (prev == NULL) {
10             manager->buses = curr->next; /* Remove head */
11         } else {
12             prev->next = curr->next; /* Remove middle/tail */
13         }
14         curr->next = NULL;
15         /* ... cleanup curr ... */
16         break;
17     }
18 }
19
20 /* Iterate through list */
21 for (star_bus_config_t* curr = manager->buses; curr; curr = curr->next) {
22     /* Process each configuration */
23 }

```

5.143 Best Practices Summary

- **Use dependency injection:** Components receive interfaces, not concrete types.
- **Handle NULL interfaces:** Always check before dereferencing.
- **Track ownership:** Know who is responsible for cleanup.
- **Use callbacks for safe access:** Prevents use-after-free with shared resources.
- **Consistent mutex timeout:** 1000ms standard timeout.
- **Single exit point with goto:** Ensures mutex release on all paths.
- **Factory functions:** Create configurations with proper initialization.
- **Operations structures:** Enable pluggable implementations.

5.144 Prefer Alternatives to Macros

Rule: Avoid macros unless absolutely necessary. Use modern C alternatives:

- `static const` for constants
- `inline` functions for simple operations
- `enum` for related constants

Rationale: Macros lack type safety, scope control, and debugger visibility.

Good:

```
static const uint32_t k_max_buffer_size = 256;
static const float k_pi = 3.14159f;

static inline int max(int a, int b) {
    return (a > b) ? a : b;
}
```

Bad:

```
#define MAX_BUFFER_SIZE 256
#define PI 3.14159
#define MAX(a, b) ((a) > (b) ? (a) : (b))
```

5.145 When Macros Are Necessary

Use macros only for:

1. Array sizes (compile-time constants)
2. Conditional compilation (`#ifdef`, `#if`)
3. Token pasting and stringification
4. Platform-specific code paths

5.146 Macro Safety Rules

5.146.1 Wrap Statement - Like Macros in `do -while (0)`

Rule: Always wrap multi-statement macros in `do { ... } while (0)`.

Why: Prevents bugs when used in if-statements without braces.

Correct:

```
#define LOG_ERROR(msg)                                \
do {                                                    \
    log_timestamp();                                    \
    log_message(msg);                                  \
} while (0)
```

Incorrect(causes bugs) :

```

#define LOG_ERROR(msg)                                \
    log_timestamp();                                  \
    log_message(msg)

/* Bug example: */
if (error)
    LOG_ERROR("fail"); /* Only log_timestamp() is conditional! */
else
    handle_success();

```

5.146.2 Parenthesize All Macro Arguments

Rule: Wrap all argument uses and the entire expression in parentheses.

Correct:

```

#define SQUARE(x) ((x) * (x))
#define MAX(a, b) (((a) > (b)) ? (a) : (b))

```

Incorrect(causes bugs) :

```

#define SQUARE(x) x * x

int result = SQUARE(2 + 3); /* Expands to: 2 + 3 * 2 + 3 = 11, not 25! */

```

5.146.3 Beware of Side Effects and Multiple Evaluation

Rule: Document if macro arguments are evaluated multiple times. Never pass arguments with side effects.

Dangerous:

```

#define MAX(a, b) (((a) > (b)) ? (a) : (b))

int i = 5;
int result = MAX(i++, 10); /* i is incremented TWICE! */

```

Solution: Use inline functions or add warning comment:

```

/* WARNING: Arguments evaluated multiple times - no side effects! */
#define MAX(a, b) (((a) > (b)) ? (a) : (b))

```

5.147 Multi - line Macro Formatting

Rules:

- Use backslash continuation aligned consistently
- Indent continuation lines for readability
- Place opening brace on same line as `do`

Example:

```

#define RECORD_ERROR(handler, code, desc)          \
    do {                                           \
        if ((handler)->error_iface != NULL) {     \
            (handler)->error_iface->record_error((code), (desc), __FILE__, \
                                                    __LINE__); \
        }                                         \
    } while (0)

```

5.148 Naming Conventions

Rule: Use SCREAMING_SNAKE_CASE for all macros.

Examples:

```

/* Simple constants */
#define MAX_RETRY_COUNT (3)
#define MOTOR_PWM_FREQ_HZ (20000)

/* Function-like macros (always use parentheses) */
#define SQUARE(x) ((x) * (x))
#define MAX(a, b) (((a) > (b)) ? (a) : (b))

/* Multi-statement macros (always use do-while(0)) */
#define LOG_ERROR(msg)
do {
    log_timestamp();
    log_message(msg);
} while (0)

#define RECORD_ERROR(handler, code, desc)
do {
    error_handler_record_error((handler), (code), (desc), __FILE__,
                               __LINE__, __func__);
} while (0)

```

5.149 Include Guards

Use traditional include guards for maximum portability:

```

#ifndef STAR_COMPONENT_FILENAME_H
#define STAR_COMPONENT_FILENAME_H

/* File contents */

#endif /* STAR_COMPONENT_FILENAME_H */

```

Do not use `#pragma once` (see Section 12 for details).

5.150 Conditional Compilation

Best Practices:

- Document why conditionals exist
- Keep conditional blocks small
- Use configuration headers instead of scattered `#ifdef`

Good:

```
/* Platform-specific GPIO initialization */
#if defined(CONFIG_STAR_BOARD_ESP32_S3)
    configure_esp32s3_gpio();
#elif defined(CONFIG_STAR_BOARD_ESP32_WROOM)
    configure_esp32_wroom_gpio();
#else
#error "Unsupported board configuration"
#endif
```

This section establishes the unit suffix naming standard used throughout the STAR firmware codebase. All numeric fields use SI (International System of Units) units with explicit suffixes to eliminate unit ambiguity and enable automatic documentation generation.

5.151 Overview

The firmware uses the MKS (Meter-Kilogram-Second) system as the foundation for all physical measurements. Every numeric variable that represents a physical quantity must include a unit suffix that clearly identifies its meaning.

5.152 Benefits

- **Eliminates Unit Ambiguity:** No confusion about whether a value is in meters or millimeters, degrees or radians
- **Self-Documenting Code:** Variable names explicitly state their units
- **Protocol Buffer Compatibility:** Matches naming conventions used in `star-proto/` messages
- **Prevents Conversion Errors:** Explicit units reduce the risk of unit mismatch bugs

5.153 Standard Unit Suffixes

Table 24: Standard Unit Suffixes for STAR Firmware

Suffix	Unit	Proto Example	C Example
_m	meters	x_m	distance_m
_mps	meters/second	velocity_mps	speed_mps
_mps2	m/s ²	accel_x_mps2	acceleration_mps2
_rad	radians	angle_rad	heading_rad
_rad_per_s	rad/second	omega_rad_per_s	angular_vel_rad_per_s
_celsius	degrees C	temperature_celsius	motor_temp_celsius
_deci_celsius	0.1°C	temp_deci_celsius	(BMS native format)
_us	microseconds	timestamp_us	elapsed_us
_ms	milliseconds	timeout_ms	period_ms
_ma	milliamps	current_ma	motor_current_ma
_mv	millivolts	cell_mv	pack_voltage_mv
_mw	milliwatts	power_mw	consumption_mw
_percent	0–100%	soc_percent	duty_cycle_percent

5.154 Usage Examples

5.154.1 Distance and Velocity

```

1  /* CORRECT - Distance and velocity with units */
2  float distance_m = 1.5f;           /* 1.5 meters */
3  float velocity_mps = 2.0f;         /* 2.0 meters per second */
4  float acceleration_mps2 = 9.81f;    /* 9.81 m/s^2 (gravity) */
5
6  /* Motor velocity tracking */
7  float target_velocity_mps = 0.5f;
8  float current_velocity_mps;
9  star_encoder_get_velocity_rpm(&encoder, 10.0f, 500,
    &current_velocity_mps);
10
11 /* WRONG - No unit suffix */
12 float distance = 1.5f;             /* What unit? Meters? Millimeters? Feet? */
13 float velocity = 2.0f;             /* Meters per second? RPM? */

```

5.154.2 Angular Measurements

```

1  /* CORRECT - Angular measurements in radians */
2  float heading_rad = 1.57f;         /* 90 degrees in radians */
3  float angular_velocity_rad_per_s = 3.14f; /* pi radians per second */
4
5  /* Robot pose */
6  typedef struct {
7      float x_m;
8      float y_m;
9      float theta_rad; /* Heading angle */

```

```

10 } robot_pose_t;
11
12 /* WRONG - Ambiguous angle units */
13 float heading = 90.0f; /* Degrees or radians? */
14 float omega = 3.14f; /* What unit? */

```

5.154.3 Temperature

```

1 /* CORRECT - Temperature with units */
2 float motor_temp_celsius;
3 star_sensor_ds18b20_read_temp(&temp_sensor, &motor_temp_celsius);
4
5 /* BMS uses deci-celsius (0.1 degree resolution) */
6 int16_t cell_temp_deci_celsius = 235; /* 23.5 degrees C */
7
8 /* Thermal shutdown threshold */
9 #define MOTOR_THERMAL_SHUTDOWN_CELSIUS (85.0f)
10
11 if (motor_temp_celsius > MOTOR_THERMAL_SHUTDOWN_CELSIUS) {
12     star_drv8243_stop(&motor, true); /* Emergency brake */
13 }
14
15 /* WRONG */
16 float motor_temp = 75.0f; /* Celsius? Fahrenheit? Kelvin? */

```

5.154.4 Time

```

1 /* CORRECT - Time units */
2 uint32_t timeout_ms = 1000; /* 1 second timeout */
3 uint64_t timestamp_us; /* Microsecond timestamp */
4 star_encoder_get_timestamp_us(&encoder, &timestamp_us);
5
6 /* Timing for control loops */
7 const uint32_t control_period_ms = 1; /* 1ms = 1000Hz */
8 const uint32_t sensor_poll_us = 10000; /* 10ms in microseconds */
9
10 /* WRONG */
11 uint32_t timeout = 1000; /* Milliseconds? Seconds? Ticks? */
12 uint64_t timestamp; /* What resolution? */

```

5.154.5 Electrical Measurements

```

1 /* CORRECT - Electrical units */
2 uint32_t motor_current_ma;
3 star_drv8243_read_current(&motor, &motor_current_ma);
4
5 uint32_t cell_voltage_mv = 3700; /* 3.7V in millivolts */
6 uint32_t pack_voltage_mv = 11100; /* 11.1V (3S LiPo) */
7 uint32_t power_mw = 7400; /* 7.4W in milliwatts */
8

```

```

9      /* Current limiting */
10 #define MAX_MOTOR_CURRENT_MA (2000) /* 2A limit */
11
12 if (motor_current_ma > MAX_MOTOR_CURRENT_MA) {
13     ESP_LOGW(s_TAG, "Motor current limit exceeded: %lu mA",
14             motor_current_ma);
15     star_drv8243_set_speed(&motor, 0.0f);
16 }
17
18 /* WRONG */
19 uint32_t motor_current = 1500; /* Milliamps? Amps? */
20 uint32_t voltage = 3700; /* Millivolts? Volts? */

```

5.154.6 Percentage

```

1 /* CORRECT - Percentage (0-100 range) */
2 float duty_cycle_percent = 75.0f; /* 75% duty cycle */
3 uint8_t battery_soc_percent = 85; /* 85% state of charge */
4 float throttle_percent = 50.0f; /* 50% throttle */
5
6 star_drv8243_set_speed(&motor, duty_cycle_percent);
7
8 /* WRONG */
9 float duty_cycle = 0.75f; /* Normalized (0-1)? Percentage (0-100)? */
10 uint8_t battery_soc = 85; /* Percentage? Raw ADC value? */

```

5.155 Protocol Buffer Integration

The unit suffix convention matches the naming used in Protocol Buffer messages:

```

1 // From star-proto/proto/robot_command.proto
2 message VelocityCommand {
3     float velocity_mps = 1; /* Meters per second
4     float angular_velocity_rad_per_s = 2; /* Radians per second
5 }
6
7 message BatteryState {
8     repeated uint32 cell_mv = 1; /* Cell voltages in millivolts
9     uint32 current_ma = 2; /* Pack current in milliamps
10    uint8 soc_percent = 3; /* State of charge (0-100%)
11    int16 temperature_celsius = 4; /* Pack temperature
12 }

```

5.156 Conversion Functions

When converting between units, use descriptive function names:

```

1 /* CORRECT - Clear unit conversion */
2 float rpm_to_mps(float rpm, float wheel_diameter_m)
3 {
4     float wheel_circumference_m = 3.14159f * wheel_diameter_m;
5     float revolutions_per_second = rpm / 60.0f;

```

```

6     return revolutions_per_second * wheel_circumference_m;
7 }
8
9 float celsius_to_deci_celsius(float temp_celsius)
10 {
11     return temp_celsius * 10.0f;
12 }
13
14 float mv_to_volts(uint32_t voltage_mv)
15 {
16     return voltage_mv / 1000.0f;
17 }
18
19 /* WRONG - Ambiguous conversions */
20 float convert_rpm(float rpm); /* Convert to what? */
21 float scale_temp(float temp); /* What units? */

```

5.157 Summary

- **Always use unit suffixes** for physical quantities
- **Match Protocol Buffer conventions** for consistency
- **Use SI base units** when possible (meters, radians, seconds)
- **Document conversions** clearly in function names
- **Prefer millivolts/milliamps** over floating-point volts/amps for integer precision

This convention eliminates an entire class of bugs caused by unit ambiguity and makes the codebase more maintainable.

This section establishes memory management rules for STAR firmware across all platforms. Embedded platforms have limited RAM (e.g., RX72N: 1MB SRAM), making proper memory management critical for system stability and performance.

5.158 No Dynamic Allocation

Rule: Never use `malloc()`, `calloc()`, `realloc()`, or `free()` in production firmware.

5.158.1 Rationale

- **Heap Fragmentation:** Repeated allocation/deallocation causes memory fragmentation over time
- **Memory Leaks:** Forgotten `free()` calls lead to gradual RAM exhaustion
- **Unpredictable Timing:** Allocation time is non-deterministic (breaks real-time constraints)
- **Out-of-Memory Failures:** No recovery mechanism when heap is exhausted
- **Debugging Difficulty:** Memory corruption bugs are extremely hard to track down

5.158.2 Alternatives

Use static allocation instead:

```

1  /* WRONG - Dynamic allocation */
2  void process_sensor_data(void)
3  {
4      float *samples = (float *)malloc(1000 * sizeof(float));
5      if (samples == NULL) {
6          RX_LOG_ERROR(s_TAG, "Out of memory!");
7          return;
8      }
9
10     /* Process samples... */
11
12     free(samples); /* Easy to forget! */
13 }
14
15 /* CORRECT - Static allocation */
16 static float s_samples[1000]; /* Allocated once at compile time */
17
18 void process_sensor_data(void)
19 {
20     /* Use s_samples directly - no allocation, no leaks */
21     for (int i = 0; i < 1000; i++) {
22         s_samples[i] = read_sensor();
23     }
24 }

```

5.158.3 Platform Heap Functions

Some platforms provide specialized heap functions (e.g., ESP-IDF's `heap_caps_malloc`) that are **only acceptable** for:

- **One-time initialization:** Allocating resources during startup that persist for the lifetime of the program
- **FreeRTOS task stacks:** Created once during task initialization
- **Third-party libraries:** When required by external dependencies (document clearly)

```

1  /* ACCEPTABLE - One-time allocation during init */
2  rx_err_t sensor_driver_init(sensor_handle_t* handle)
3  {
4      /* Allocate persistent buffer once */
5      handle->rx_buffer = heap_caps_malloc(DMA_BUFFER_SIZE,
6          MALLOC_CAP_DMA);
7      if (handle->rx_buffer == NULL) {
8          return ESP_ERR_NO_MEM;
9      }
10     handle->owns_buffer = true; /* Track ownership */
11     return RX_OK;

```

```

12
13 /* Must have corresponding cleanup */
14 rx_err_t sensor_driver_deinit(sensor_handle_t* handle)
15 {
16     if (handle->owns_buffer && handle->rx_buffer) {
17         free(handle->rx_buffer);
18         handle->rx_buffer = NULL;
19     }
20     return RX_OK;
21 }

```

5.159 Avoid Large Stack Allocations

Rule: Never allocate large arrays on the stack. Use static or global storage instead.

5.159.1 Stack Size Constraints

- Typical embedded task stack: **2KB–8KB** (platform and RTOS dependent)
- ISR stack: Even smaller (~1KB)
- Stack overflow causes silent corruption or hard faults

5.159.2 Examples

```

1 /* WRONG - Large stack allocation */
2 void process_image(void)
3 {
4     uint8_t frame_buffer[640 * 480]; /* 307KB on stack! */
5     /* Stack overflow guaranteed! */
6 }
7
8 /* WRONG - Nested large allocations */
9 void motor_control_loop(void)
10 {
11     float pid_state[100]; /* 400 bytes */
12     uint32_t encoder_samples[500]; /* 2000 bytes */
13     /* Total: 2400 bytes - may overflow 3KB stack */
14 }
15
16 /* CORRECT - Use static storage */
17 static uint8_t s_frame_buffer[640 * 480]; /* In .bss, not stack */
18
19 void process_image(void)
20 {
21     /* Use s_frame_buffer safely */
22     memset(s_frame_buffer, 0, sizeof(s_frame_buffer));
23 }
24
25 /* CORRECT - Small stack allocations are fine */
26 void calculate_checksum(const uint8_t* data, size_t len)
27 {
28     uint32_t crc = 0; /* 4 bytes - perfectly fine on stack */

```

```

29     /* ... */
30 }

```

5.159.3 Stack Usage Guidelines

Table 25: Stack Allocation Guidelines

Size	Allowed	Storage Location
< 256 bytes	Yes	Stack (automatic)
256 bytes – 1 KB	Caution	Prefer static if persistent
> 1 KB	No	Static or global only
> 10 KB	Never	Static with explicit comment

5.160 Use `const` for Flash Storage

Rule: Place all read-only data in flash/ROM using the `const` keyword.

5.160.1 Rationale

- Embedded platforms typically have large flash but limited RAM (e.g., RX72N: 4MB flash / 1MB RAM)
- `const` data is stored in flash and accessed directly (no RAM copy)
- Saves precious SRAM for runtime variables

5.160.2 Examples

```

1  /* WRONG - Lookup table in RAM (wastes 256 bytes) */
2  static uint8_t sine_lookup[256] = {
3      0, 3, 6, 9, 12, /* ... */
4  };
5
6  /* CORRECT - Lookup table in flash (zero RAM usage) */
7  static const uint8_t sine_lookup[256] = {
8      0, 3, 6, 9, 12, /* ... */
9  };
10
11 /* WRONG - String literals without const */
12 static char* error_messages[] = {
13     "Sensor timeout",
14     "Invalid checksum",
15     "Bus error"
16 };
17
18 /* CORRECT - Strings in flash */
19 static const char* const error_messages[] = {
20     "Sensor timeout",
21     "Invalid checksum",
22     "Bus error"
23 };

```

```

24
25 /* CORRECT - Default configuration in flash */
26 static const star_pid_config_t default_pid_config = {
27     .kp = 1.0f,
28     .ki = 0.5f,
29     .kd = 0.1f,
30     .output_min = -100.0f,
31     .output_max = 100.0f,
32 };
33
34 /* Usage: Copy to RAM only when needed */
35 star_pid_config_t runtime_config;
36 memcpy(&runtime_config, &default_pid_config, sizeof(runtime_config));

```

5.160.3 Pointer Declarations

Be careful with pointer const placement:

```

1 /* Pointer to const data (data in flash, pointer in RAM) */
2 const char* error_msg = "Timeout";
3
4 /* Const pointer to data (pointer in flash, data in RAM) */
5 char* const buffer_ptr = buffer;
6
7 /* Const pointer to const data (both in flash) */
8 const char* const error_table[] = {"Error 1", "Error 2"};

```

5.161 Validate All Buffers

Rule: Always validate buffer sizes before `memcpy()`, DMA operations, or ring buffer manipulations.

5.161.1 Rationale

- Buffer overruns cause memory corruption
- Corruption may manifest much later, making debugging extremely difficult
- Real-time systems have no memory protection (unlike Linux)

5.161.2 Validation Patterns

```

1 /* WRONG - Unchecked memcpy */
2 void receive_packet(uint8_t* data, size_t len)
3 {
4     memcpy(rx_buffer, data, len); /* What if len > buffer size? */
5 }
6
7 /* CORRECT - Validate before copy */
8 #define RX_BUFFER_SIZE (512)
9 static uint8_t rx_buffer[RX_BUFFER_SIZE];
10
11 void receive_packet(const uint8_t* data, size_t len)

```



```

12 {
13     if (data == NULL || len > RX_BUFFER_SIZE) {
14         RX_LOG_ERROR(s_TAG, "Invalid packet: len=%zu (max=%d)", len,
15                     RX_BUFFER_SIZE);
16         return;
17     }
18     memcpy(rx_buffer, data, len);
19 }
20
21 /* CORRECT - Clamp to buffer size */
22 void receive_packet_safe(const uint8_t* data, size_t len,
23 size_t* bytes_copied)
24 {
25     size_t copy_len = (len < RX_BUFFER_SIZE) ? len : RX_BUFFER_SIZE;
26     memcpy(rx_buffer, data, copy_len);
27     *bytes_copied = copy_len;
28
29     if (len > RX_BUFFER_SIZE) {
30         RX_LOG_WARN(s_TAG, "Packet truncated: %zu bytes lost",
31                   len - RX_BUFFER_SIZE);
32     }
33 }

```

5.161.3 DMA Buffer Validation

```

1 /* DMA buffers must be validated AND aligned */
2 rx_err_t start_dma_transfer(const uint8_t* src, size_t len)
3 {
4     /* Validate buffer pointer */
5     if (src == NULL) {
6         return RX_ERR_INVALID_ARG;
7     }
8
9     /* Validate length */
10    if (len == 0 || len > MAX_DMA_TRANSFER_SIZE) {
11        RX_LOG_ERROR(s_TAG, "Invalid DMA length: %zu", len);
12        return ESP_ERR_INVALID_SIZE;
13    }
14
15    /* Check alignment (DMA requires 4-byte alignment) */
16    if (((uintptr_t)src & 0x3) != 0) {
17        RX_LOG_ERROR(s_TAG, "DMA buffer not 4-byte aligned");
18        return RX_ERR_INVALID_ARG;
19    }
20
21    /* Proceed with DMA */
22    return spi_device_transmit(spi_handle, &transaction);
23 }

```

5.161.4 Ring Buffer Validation

```

1  /* CORRECT - Ring buffer with overflow protection */
2  typedef struct {
3      uint8_t buffer[256];
4      size_t head;
5      size_t tail;
6      size_t count;
7  } ring_buffer_t;
8
9  rx_err_t ring_buffer_write(ring_buffer_t* rb, const uint8_t* data,
10 size_t len)
11 {
12     if (rb == NULL || data == NULL) {
13         return RX_ERR_INVALID_ARG;
14     }
15
16     /* Check available space */
17     size_t available = sizeof(rb->buffer) - rb->count;
18     if (len > available) {
19         RX_LOG_WARN(s_TAG, "Ring buffer overflow: %zu bytes lost",
20                     len - available);
21         return ESP_ERR_NO_MEM;
22     }
23
24     /* Safe to write */
25     for (size_t i = 0; i < len; i++) {
26         rb->buffer[rb->head] = data[i];
27         rb->head = (rb->head + 1) % sizeof(rb->buffer);
28         rb->count++;
29     }
30
31     return RX_OK;
32 }

```

5.162 Summary

Table 26: Memory Management Rules Summary

Rule	Implementation
No dynamic allocation	Use static/global buffers instead of malloc/free
Avoid large stack arrays	Use static storage for arrays > 256 bytes
Use <code>const</code>	Place lookup tables, strings, defaults in flash
Validate all buffers	Check lengths before memcpy, DMA, ring buffers

Following these rules ensures stable, predictable memory usage and prevents an entire class of memory-related bugs that are extremely difficult to debug in embedded systems.

This section establishes best practices for real-time embedded systems development across all STAR platforms. These guidelines are critical for motor control (1000Hz loops), sensor fusion, and safety-critical robotics applications.

5.163 Interrupt Service Routines(ISRs)

5.163.1 Minimize ISR Work

Rule: Keep ISRs as short as possible. Set flags or queue work to background tasks instead of performing complex operations.

```

1  /* WRONG - Too much work in ISR */
2  static void IRAM_ATTR gpio_isr_handler(void* arg)
3  {
4      /* Reading I2C sensor blocks for milliseconds! */
5      float temperature = read_i2c_sensor();
6      update_pid_controller(temperature);
7      adjust_motor_speed();
8      log_telemetry_to_sd_card(); /* File I/O in ISR! */
9  }
10
11 /* CORRECT - Minimal ISR, queue work to task */
12 static volatile bool s_encoder_event = false;
13 static QueueHandle_t s_encoder_queue;
14
15 static void IRAM_ATTR encoder_isr_handler(void* arg)
16 {
17     /* Only set flag and queue event */
18     s_encoder_event = true;
19
20     encoder_event_t event = {.timestamp_us = esp_timer_get_time()};
21     xQueueSendFromISR(s_encoder_queue, &event, NULL);
22
23     /* ISR done in microseconds, not milliseconds */
24 }
25
26 /* Background task processes events */
27 void encoder_task(void* arg)
28 {
29     encoder_event_t event;
30     while (1) {
31         if (xQueueReceive(s_encoder_queue, &event, portMAX_DELAY)) {
32             /* Heavy processing here, not in ISR */
33             process_encoder_event(&event);
34         }
35     }
36 }

```

5.163.2 ISR Constraints

- **No blocking operations:** No mutexes, delays, or I/O
- **Use IRAM_ATTR:** Places ISR in IRAM for faster execution
- **FromISR variants:** Use `xQueueSendFromISR()`, not `xQueueSend()`
- **Keep stack usage low:** ISR stack is typically 1KB or less
- **No floating-point:** Context save/restore is expensive

5.164 No Blocking Delays

Rule: Never use `vTaskDelay()` or busy-wait loops in time-critical code. Use event-driven design.

```

1  /* WRONG - Blocking delay in motor control */
2  void motor_control_loop(void)
3  {
4      while (1) {
5          read_encoder();
6          compute_pid();
7          update_motor();
8
9          vTaskDelay(pdMS_TO_TICKS(1)); /* Blocks, jitter from scheduler */
10     }
11 }
12
13 /* CORRECT - Timer-driven execution */
14 static void motor_control_timer_callback(void* arg)
15 {
16     /* Called exactly every 1ms by hardware timer */
17     read_encoder();
18     compute_pid();
19     update_motor();
20 }
21
22 void setup_motor_control(void)
23 {
24     esp_timer_create_args_t timer_args = {
25         .callback = motor_control_timer_callback, .name = "motor_ctrl"};
26
27     esp_timer_handle_t timer;
28     esp_timer_create(&timer_args, &timer);
29     esp_timer_start_periodic(timer, 1000); /* 1ms = 1000us */
30 }
31
32 /* CORRECT - Event-driven sensor reading */
33 void sensor_task(void* arg)
34 {
35     while (1) {
36         /* Wait for event, no polling */
37         ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
38
39         /* Event occurred, process it */
40         process_sensor_data();
41     }
42 }

```

5.165 Real - Time and Safety

Table 27: Real - Time Best Practices

Practice	Implementation
Know timing constraints	Profile worst-case execution times (WCET)
Use watchdog timers	Automatic reset on firmware lockup
Handle sensor timeouts	Never assume sensors always respond
Fail safe	On error, disable actuators and enter safe state
CRC critical data	Validate packets and stored configuration

5.165.1 Timing Constraints

```

1  /* Profile execution time using GPIO toggle */
2  void motor_control_loop(void)
3  {
4      gpio_set_level(DEBUG_PIN, 1); /* Pin HIGH */
5
6      /* Critical timing section */
7      read_encoder();
8      compute_pid();
9      update_motor();
10
11     gpio_set_level(DEBUG_PIN, 0); /* Pin LOW */
12
13     /* Measure with oscilloscope:
14       * Pulse width = worst-case execution time (WCET) */
15 }
16
17 /* Or use platform-specific cycle counter (ESP32, RX72N, etc.) */
18 uint32_t start_cycles = esp_cpu_get_cycle_count();
19
20 critical_function();
21
22 uint32_t end_cycles = esp_cpu_get_cycle_count();
23 uint32_t elapsed_us = (end_cycles - start_cycles) / (CPU_FREQ_MHZ);
24 RX_LOG_INFO(s_TAG, "Execution time: %lu us", elapsed_us);

```

5.165.2 Watchdog Timers

```

1  /* Initialize task watchdog */
2  #include "esp_task_wdt.h"
3
4  void motor_control_task(void* arg)
5  {
6      /* Subscribe to watchdog (5 second timeout) */
7      esp_task_wdt_add(NULL);
8
9      while (1) {
10         /* Kick watchdog to prove we're alive */

```

```

11     esp_task_wdt_reset();
12
13     /* Control loop */
14     motor_control_iteration();
15
16     vTaskDelay(pdMS_TO_TICKS(1));
17 }
18 }
19
20 /* If task hangs, watchdog resets system after timeout
   (platform-specific) */

```

5.165.3 Sensor Timeouts

```

1 /* WRONG - Assumes sensor always responds */
2 float read_temperature(void)
3 {
4     send_i2c_command(TEMP_SENSOR_ADDR, READ_TEMP_CMD);
5     return receive_i2c_data(TEMP_SENSOR_ADDR); /* Hangs if sensor fails
6         */
7 }
8
9 /* CORRECT - Timeout and error handling */
10 rx_err_t read_temperature_safe(float* temp_celsius)
11 {
12     rx_err_t ret;
13     uint8_t data[2];
14
15     /* I2C read with 100ms timeout */
16     ret = star_bus_i2c_read(bus_manager, "temp_i2c", data, 2,
17         TEMP_READ_REG,
18         NULL);
19     if (ret != RX_OK) {
20         RX_LOG_WARN(s_TAG, "Temperature sensor timeout");
21         return ret;
22     }
23
24     *temp_celsius = (data[0] << 8 | data[1]) / 10.0f;
25     return RX_OK;
26 }
27
28 /* Use sensor timeout for safety */
29 rx_err_t ret = read_temperature_safe(&motor_temp);
30 if (ret != RX_OK) {
31     /* Sensor failed - enter safe state */
32     star_drv8243_stop(&motor, true);
33     system_enter_safe_mode();
34 }

```

5.165.4 Fail - Safe Design

```

1  /* Safe state: all motors stopped, systems halted */
2  void system_enter_safe_mode(void)
3  {
4      RX_LOG_ERROR(s_TAG, "ENTERING SAFE MODE");
5
6      /* Stop all motors */
7      for (int i = 0; i < NUM_MOTORS; i++) {
8          star_drv8243_stop(&motors[i], true); /* Brake */
9      }
10
11     /* Disable all actuators */
12     gpio_set_level(RELAY_ENABLE_PIN, 0);
13
14     /* Set error LED */
15     gpio_set_level(ERROR_LED_PIN, 1);
16
17     /* Log error to flash */
18     log_critical_error_to_nvs("Safe mode triggered");
19
20     /* Infinite loop - require manual reset */
21     while (1) {
22         vTaskDelay(pdMS_TO_TICKS(100));
23     }
24 }
25
26 /* Trigger safe mode on critical errors */
27 if (battery_voltage_mv < BATTERY_CRITICAL_MV) {
28     system_enter_safe_mode();
29 }
30
31 if (motor_temp_celsius > THERMAL_SHUTDOWN_CELSIUS) {
32     system_enter_safe_mode();
33 }

```

5.165.5 CRC Validation

```

1  /* Validate critical configuration with CRC */
2  typedef struct {
3      star_pid_config_t pid;
4      uint32_t crc32; /* CRC of pid structure */
5  } stored_config_t;
6
7  rx_err_t save_config_to_nvs(const star_pid_config_t* config)
8  {
9      stored_config_t stored;
10     memcpy(&stored.pid, config, sizeof(star_pid_config_t));
11
12     /* Calculate CRC-32 */
13     stored.crc32 =
14         esp_crc32_le(0, (uint8_t *)&stored.pid,
15             sizeof(star_pid_config_t));
16 }

```

```

16      /* Save to NVS */
17      return nvs_set_blob(nvs_handle, "pid_config", &stored,
18                          sizeof(stored_config_t));
19  }
20
21  rx_err_t load_config_from_nvs(star_pid_config_t* config)
22  {
23      stored_config_t stored;
24      size_t len = sizeof(stored_config_t);
25
26      esp_err_t ret = nvs_get_blob(nvs_handle, "pid_config", &stored,
27                                  &len);
28      if (ret != RX_OK) {
29          return ret;
30      }
31
32      /* Verify CRC */
33      uint32_t calculated_crc =
34          esp_crc32_le(0, (uint8_t *)&stored.pid,
35                      sizeof(star_pid_config_t));
36      if (calculated_crc != stored.crc32) {
37          RX_LOG_ERROR(s_TAG, "Config CRC mismatch! Flash corrupted?");
38          return ESP_ERR_INVALID_CRC;
39      }
40
41      memcpy(config, &stored.pid, sizeof(star_pid_config_t));
42      return RX_OK;
43  }

```

5.166 Hardware Abstraction

5.166.1 Use Abstract Bus Interfaces

```

1  /* CORRECT - Driver depends on bus abstraction, not platform HAL */
2  rx_err_t mpu6050_init(mpu6050_handle_t* handle,
3                        star_bus_manager_t* bus_manager,
4                        const char* bus_name)
5  {
6      handle->bus_manager = bus_manager;
7      handle->bus_name = bus_name;
8
9      /* Access I2C through bus manager */
10     uint8_t whoami;
11     esp_err_t ret = star_bus_i2c_read(bus_manager, bus_name, &whoami, 1,
12                                     MPU6050_WHO_AM_I, NULL);
13
14     /* Easy to mock for testing */
15     return ret;
16 }

```

5.166.2 Debounce Mechanical Inputs


```

1  /* Software debounce for button */
2  typedef struct {
3      gpio_num_t pin;
4      bool state;
5      uint32_t last_change_ms;
6      uint32_t debounce_ms;
7  } debounced_button_t;
8
9  bool button_read(debounced_button_t* btn)
10 {
11     bool raw_state = gpio_get_level(btn->pin);
12     uint32_t now_ms = xTaskGetTickCount() * portTICK_PERIOD_MS;
13
14     if (raw_state != btn->state) {
15         /* State change detected */
16         if (now_ms - btn->last_change_ms > btn->debounce_ms) {
17             /* Stable for debounce period */
18             btn->state = raw_state;
19             btn->last_change_ms = now_ms;
20         }
21     }
22
23     return btn->state;
24 }

```

5.166.3 Enable Brown - Out Detection

```

1  /* In sdkconfig or menuconfig:
2  * CONFIG_ESP32_BROWNOUT_DET=y
3  * CONFIG_ESP32_BROWNOUT_DET_LVL_SEL_7=y (3.08V threshold)
4  */
5
6  /* ESP32 automatically resets on voltage dip below threshold */
7  /* Prevents flash corruption and erratic behavior */

```

5.166.4 Flash Wear - Leveling

```

1  /* Use NVS (Non-Volatile Storage) for wear-leveling */
2  #include "nvs_flash.h"
3
4  rx_err_t init_nvs(void)
5  {
6      esp_err_t ret = nvs_flash_init();
7      if (ret == ESP_ERR_NVS_NO_FREE_PAGES ||
8          ret == ESP_ERR_NVS_NEW_VERSION_FOUND) {
9          /* Erase and retry */
10         /* Platform-specific: handle flash erase error appropriately */
11         nvs_flash_erase();
12         ret = nvs_flash_init();
13     }
14     return ret;

```

```

15 }
16
17 /* NVS automatically rotates writes across sectors */
18 nvs_handle_t nvs_handle;
19 nvs_open("storage", NVS_READWRITE, &nvs_handle);
20 nvs_set_u32(nvs_handle, "boot_count", boot_count);
21 nvs_commit(nvs_handle);

```

5.166.5 Always Use Pull - Up / Pull - Down

```

1 /* WRONG - Floating input */
2 gpio_config_t io_conf = {
3     .pin_bit_mask = (1ULL << GPIO_NUM_35),
4     .mode = GPIO_MODE_INPUT,
5     /* No pull-up or pull-down! Reads random values */
6 };
7
8 /* CORRECT - Enable pull-up */
9 gpio_config_t io_conf = {
10     .pin_bit_mask = (1ULL << GPIO_NUM_35),
11     .mode = GPIO_MODE_INPUT,
12     .pull_up_en = GPIO_PULLUP_ENABLE,
13     .pull_down_en = GPIO_PULLDOWN_DISABLE,
14 };
15 gpio_config(&io_conf);
16
17 /* For active-low signals (like nFAULT), use pull-up */
18 /* For active-high signals, use pull-down */

```

5.167 Performance and Real - Time

5.167.1 Benchmark, Don't Guess

```

1 /* Use GPIO toggle to measure timing on oscilloscope */
2 #define BENCHMARK_START() gpio_set_level(BENCHMARK_PIN, 1)
3 #define BENCHMARK_END() gpio_set_level(BENCHMARK_PIN, 0)
4
5 void
6 pid_control_loop(void) {
7     BENCHMARK_START();
8
9     float velocity_rpm;
10    star_encoder_get_velocity_rpm(&encoder, 1.0f, 500, &velocity_rpm);
11
12    float output;
13    star_pid_compute(&pid, setpoint, velocity_rpm, 0.001f, &output);
14
15    star_motor_set_duty(&motor, output);
16
17    BENCHMARK_END();
18    /* Oscilloscope shows pulse width = execution time */
19 }

```

5.167.2 Avoid Blocking Operations

```
1      /* WRONG - Blocking I2C read in control loop */
2      void
3      control_loop(void) {
4      while (1) {
5          uint8_t data[6];
6          i2c_master_read_from_device(I2C_NUM_0, SENSOR_ADDR, data, 6,
7                                     100 / portTICK_PERIOD_MS);
8          /* Blocks for up to 100ms! */
9
10         process_data(data);
11     }
12 }
13
14 /* CORRECT - Non-blocking with DMA */
15 void setup_nonblocking_i2c(void) {
16     /* Configure I2C interrupt + DMA */
17     /* When data ready, ISR triggers */
18     /* Background task processes results */
19 }
```

5.168 Power Management

5.168.1 Use Sleep Modes

```
1      /* Light sleep between sensor reads */
2      void
3      sensor_polling_task(void *arg) {
4      while (1) {
5          read_sensors();
6          process_data();
7
8          /* Sleep for 100ms instead of busy-wait */
9          esp_sleep_enable_timer_wakeup(100000); /* 100ms in us */
10         esp_light_sleep_start();
11     }
12 }
```

5.168.2 Use DMA to Reduce CPU Load

```
1      /* DMA-enabled SPI transfer (CPU-free) */
2      spi_device_transmit(spi_handle, &transaction);
3      /* DMA handles transfer, CPU does other work */
```

5.169 Testing and Debugging

5.169.1 Use Mock Drivers

```

1      /* Create mock bus for unit testing */
2      star_bus_manager_t mock_bus_manager;
3      star_bus_manager_init(&mock_bus_manager, "mock", NULL, NULL);
4
5      /* Test driver without hardware */
6      mpu6050_handle_t sensor;
7      mpu6050_init(&sensor, &mock_bus_manager, "mock_i2c");

```

5.169.2 Meaningful Logging

```

1      /* Include timestamp, module, and error codes */
2      ESP_LOGE(s_TAG,
3              "[%lu] Motor fault detected: current=%lu mA (limit=%d
4              mA)",
5              esp_timer_get_time() / 1000, /* Timestamp in ms */
6              current_ma, MAX_MOTOR_CURRENT_MA);

```

5.170 Reliability and Fault Tolerance

5.170.1 Reset Peripherals if Stuck

```

1      /* I2C bus recovery */
2      rx_err_t
3      recover_i2c_bus(i2c_port_t port) {
4      ESP_LOGW(s_TAG, "Recovering I2C bus %d", port);
5
6      /* Delete driver */
7      i2c_driver_delete(port);
8
9      /* Wait */
10     vTaskDelay(pdMS_TO_TICKS(10));
11
12     /* Re-initialize */
13     i2c_config_t conf = {/* ... */};
14     i2c_param_config(port, &conf);
15     return i2c_driver_install(port, conf.mode, 0, 0, 0);
16 }

```

5.171 Summary

Following these real - time and embedded best practices ensures :

- **Predictable timing** for motor control and sensor fusion
- **Robust error handling** for fault tolerance
- **Safe operation** in robotics applications
- **Maintainable code** through proper abstractions
- **Testability** with mock drivers and measurement tools

These practices are the foundation of reliable embedded systems for robotics.

This section establishes configuration requirements for Protocol Buffer messages used in STAR embedded firmware. The STAR project uses **nanopb** (Nano Protocol Buffers) for embedded systems, which requires static memory allocation.

5.172 nanopb Overview

nanopb is a small, portable Protocol Buffers implementation designed for embedded systems:

- *Static Allocation* : All buffers allocated at compile time(no malloc)
- *Small Code Size* : Minimal flash / RAM footprint
- *C Language* : Compatible with C99(optional C11 features; not C++)
- *Field Size Constraints* : Maximum sizes configured in .options files

5.173 Why Static Allocation ?

STAR firmware follows strict "no dynamic allocation" rules(see Section 25) .nanopb field sizes must be explicitly configured to enable compile - time buffer allocation .

5.174 Field Size Configuration

Field sizes are configured in .options files located alongside .proto files :

```

1 #File : star - proto / proto / star.options
2     star.v1.RequestHeader.request_id max_size :
3         64 star.v1.ResponseHeader.error_message
4         max_size : 128 star.v1.FirmwareChunk.data max_size : 1024

```

5.175 Standard Field Size Constraints

Table 28: nanopb Field Size Constraints for Embedded Platforms

Field Type	Constraint	Example
String(UUID)	max_size : 64	request_id
String(error)	max_size : 128	error_message
String(version)	max_size : 32	firmware_version
Repeated(cells)	max_count : 16	cell_mv[]
Repeated(motors)	max_count : 4	motor_status[]
Bytes(firmware)	max_size : 1024	chunk_data

5.176 Examples

5.176.1 String Fields

```

1 // File: robot_command.proto
2 message RequestHeader {
3   string request_id = 1; // UUID (36 chars + null terminator)
4 }
5
6 // File: robot_command.options
7 RequestHeader.request_id max_size : 64

```

Generated C code :

```

1 typedef struct _RequestHeader {
2   char request_id[64]; /* Static allocation */
3 } RequestHeader;

```

5.176.2 Repeated Fields

```

1 // File: battery_state.proto
2 message BatteryState {
3   repeated uint32 cell_mv = 1; // Cell voltages in millivolts
4 }
5
6 // File: battery_state.options
7 BatteryState.cell_mv max_count : 16

```

Generated C code :

```

1 typedef struct _BatteryState {
2   uint32_t cell_mv[16]; /* Static array */
3   pb_size_t cell_mv_count; /* Actual element count */
4 } BatteryState;

```

5.176.3 Bytes Fields

```

1 // File: firmware_update.proto
2 message FirmwareChunk {
3   bytes data = 1; // Binary firmware data
4 }
5
6 // File: firmware_update.options
7 FirmwareChunk.data max_size : 1024

```

Generated C code :

```

1 typedef struct _FirmwareChunk {
2   pb_bytes_array_t data; /* Contains uint8_t bytes[1024] */
3 } FirmwareChunk;

```

5.177 Sizing Guidelines

5.177.1 String Sizes

Table 29: Recommended String Field Sizes

Purpose	Size	Example
UUID(RFC 4122)	64 bytes	request_id, session_id
Error messages	128 bytes	error_message
Version strings	32 bytes	firmware_version
Short names	32 bytes	component_name
Log messages	256 bytes	log_text

5.177.2 Repeated Field Counts

Table 30: Recommended Repeated Field Counts

Purpose	Count	Example
Battery cells(3S LiPo)	3	cell_mv[]
Motors(quadruped)	4	motor_status[]
Motors(hexapod)	8	motor_status[]
Sensor array	8 –16	temperature_sensors[]
Telemetry samples	32 –64	velocity_samples[]

5.177.3 Bytes Field Sizes

Table 31: Recommended Bytes Field Sizes

Purpose	Size	Example
Firmware chunk	1024 bytes	chunk_data
Image thumbnail	4096 bytes	thumbnail
Small binary data	256 bytes	calibration_blob
Cryptographic key	64 bytes	aes_key

5.178 Memory Impact

5.178.1 Buffer Size Calculation

Each message allocates memory for the largest possible size:

```

1  /* Example: BatteryState with 3 cells (3S LiPo) */
2  typedef struct {
3      uint32_t cell_mv[3];          /* 3 * 4 = 12 bytes */
4      pb_size_t cell_mv_count;      /* 4 bytes */
5      uint32_t current_ma;          /* 4 bytes */
6      uint8_t soc_percent;          /* 1 byte */
7      /* Total: ~21 bytes + padding */
8  } BatteryState;
9
10 /* Even if only 1 cell used, full array is allocated */

```

5.178.2 RAM Usage Example

```

1      /* Static allocation of message buffers */
2      static RequestHeader s_request;      /* 64 bytes */
3      static ResponseHeader s_response;    /* 128 bytes */
4      static BatteryState s_battery_state; /* 24 bytes */
5      static FirmwareChunk s_firmware_chunk; /* 1024 bytes */
6
7      /* Total: ~1240 bytes of static RAM */

```

5.179 Best Practices

5.179.1 Right - Size Your Buffers

- Don't over-allocate: max_size:1024 for a 20-byte string wastes 1004 bytes
- Don't under-allocate: Truncated data causes silent bugs
- Measure actual usage : Profile message sizes in production

5.179.2 Use Fixed - Size Types

```

1      /* CORRECT - Fixed-size integer types */
2      message MotorCommand {
3          int32 speed_percent = 1; // Always 4 bytes
4          uint64 timestamp_us = 2; // Always 8 bytes
5      }
6
7      /* AVOID - Variable-length encoding */
8      message MotorCommand {
9          sint32 speed_percent = 1; // 1-5 bytes (varint encoding)
10     }

```

5.179.3 Validate Message Sizes

```

1      /* Check encoded message size before transmission */
2      uint8_t buffer[256];
3      pb_ostream_t stream = pb_ostream_from_buffer(buffer, sizeof(buffer));
4
5      bool status = pb_encode(&stream, RequestHeader_fields, &request);
6      if (!status) {
7          RX_LOG_ERROR(s_TAG, "Encoding failed: %s", PB_GET_ERROR(&stream));
8          return RX_ERR_FAIL;
9      }
10
11      size_t message_length = stream.bytes_written;
12      RX_LOG_INFO(s_TAG, "Encoded message: %zu bytes", message_length);
13
14      /* Verify it fits in SPI transaction buffer */
15      if (message_length > SPI_MAX_TRANSFER_SIZE) {
16          RX_LOG_ERROR(s_TAG, "Message too large for SPI: %zu > %d",
17                      message_length,

```



```

17         SPI_MAX_TRANSFER_SIZE);
18     return ESP_ERR_INVALID_SIZE;
19 }

```

5.180 Integration with Code Generation

5.180.1 buf.gen.yaml Configuration

```

1 #File : star - proto / buf.gen.yaml
2     version : v2 plugins : -local : nanopb_generator out : gen /
3                                     nanopb_opt
4     : - --extension =.pb

```

5.180.2 Options File Naming

```

1 #Options file must match.proto file name
2     proto /
3     robot_command.proto->robot_command.options battery_state.proto
4     ->battery_state.options firmware_update.proto->firmware_update
5     .options

```

5.181 Common Pitfalls

5.181.1 Missing Options File

```

1     /* ERROR: No .options file for string field */
2     // robot_command.proto
3     message Command {
4     string name = 1; // No max_size specified
5     }
6
7     /* Generated code uses default (usually too small or error) */

```

Fix: Always create .options file for messages with strings, bytes, or repeated fields.

5.181.2 Mismatched Field Names

```

1 #WRONG - Field name mismatch
2 #robot_command.options
3     Command.command_name max_size : 32 #Field is 'name',
4     not 'command_name'
5
6 #CORRECT
7     Command.name max_size : 32

```

5.181.3 Forgetting Array Count

```

1      /* Common mistake: Forgetting to set count field */
2      BatteryState battery = {0};
3      battery.cell_mv[0] = 3700;
4      battery.cell_mv[1] = 3720;
5      battery.cell_mv[2] = 3710;
6      /* BUG: battery.cell_mv_count not set! Encoder sends 0 cells */
7
8      /* CORRECT */
9      battery.cell_mv_count = 3; /* Set actual element count (3S LiPo) */

```

5.182 Summary

- **Always create.options** files for strings, bytes, repeated fields
- **Right-size buffers** based on actual usage (measure, don't guess)
- **Use fixed-size types** to avoid varint encoding overhead
- **Validate encoded sizes** before transmission
- **Set array count fields** for repeated fields

Properly configured nanopb constraints enable reliable, predictable Protocol Buffer communication on resource-constrained embedded hardware.

=====

5.183 NASA Power of 10: Rules for Safety-Critical Code

This section documents the NASA/JPL Power of 10 coding rules developed by Gerard J. Holzmann in 2006 for safety-critical embedded systems. These rules prioritize verification and predictability over coding flexibility.

STAR Compliance Philosophy: The STAR project follows the Power of 10 rules, with one **intentional architectural deviation** for Dependency Inversion Principle (DIP) – a conscious trade-off for testability and modularity.

5.183.1 Compliance Status Legend

Symbol	Meaning
✓ COMPLIANT	STAR follows this rule
△ !INTENTIONAL DEVIATION	Architectural choice(DIP pattern)

5.183.2 Rule 1 : Simplify Control Flow

Rule: Restrict all code to very simple control flow constructs – no goto, setjmp/longjmp, or recursion (direct or indirect).

Rationale: Creates predictable program structure for human understanding and static analysis. Recursion causes unbounded stack usage – dangerous in embedded systems.

STAR Compliance: ✓ **COMPLIANT**

```

1  /* COMPLIANT - No goto, no recursion */
2  esp_err_t
3  star_motor_init(star_motor_handle_t *handle,
4                  const star_motor_config_t *config) {
5  if (handle == NULL || config == NULL) {
6      return ESP_ERR_INVALID_ARG;
7  }
8
9  /* All control flow uses if/while/for */
10 esp_err_t ret = configure_timer(handle, config);
11 if (ret != ESP_OK) {
12     return ret;
13 }
14
15 return configure_gpio(handle, config);
16 }

```

5.183.3 Rule 2 : Fixed Loop Upper - Bounds

Rule : All loops must have a fixed upper bound that static analysis tools can trivially prove.

Rationale : Prevents runaway code, guarantees termination, enables real - time deadline verification.

STAR Compliance: ✓ COMPLIANT

```

1  /* COMPLIANT - Fixed iteration count */
2  #define MAX_RETRIES (3)
3
4      for (uint8_t i = 0; i < MAX_RETRIES; i++) {
5  if (sensor_read() == ESP_OK) {
6      break;
7  }
8  vTaskDelay(pdMS_TO_TICKS(100));
9  }
10
11 /* COMPLIANT - Array with known size */
12 #define BQ7850_MAX_CELLS (16)
13
14 for (uint8_t cell = 0; cell < BQ7850_MAX_CELLS; cell++) {
15     read_cell_voltage(cell, &voltages[cell]);
16 }

```

5.183.4 Rule 3 : No Dynamic Memory After Initialization

Rule : Prohibit malloc /free after initialization phase.

Rationale : Dynamic allocation causes unpredictable performance, memory leaks, fragmentation, and corruption.

STAR Compliance: ✓ COMPLIANT

Best Practice : Use pre - allocated static pools instead of runtime memory requests.

```

1  /* COMPLIANT - Static allocation with fixed limits */
2  #define MAX_ITEMS (8)

```

```

3 #define MAX_DESC_LEN (64)
4
5     typedef struct {
6     char items[MAX_ITEMS][MAX_DESC_LEN]; /* Static 2D array */
7     uint8_t item_count;
8 } static_pool_t;
9
10 /* Usage */
11 if (pool->item_count >= MAX_ITEMS) {
12     return ESP_ERR_NO_MEM;
13 }
14 strncpy(pool->items[pool->item_count], desc, MAX_DESC_LEN - 1);
15 pool->items[pool->item_count][MAX_DESC_LEN - 1] = '\0';
16 pool->item_count++;

```

5.183.5 Rule 4 : Keep Functions Short

Rule : Functions should not exceed ~60 lines(one printed page, one statement per line) .

Rationale : Represents single verifiable logical units; improves comprehension, review, and testability.

STAR Compliance: ✓ **MOSTLY COMPLIANT**

```

1     /* COMPLIANT - Single responsibility, short function */
2     esp_err_t
3     star_drv8243_read_current(star_drv8243_handle_t *handle,
4                               float *current_ma) {
5     if (handle == NULL || current_ma == NULL || !handle->initialized) {
6         return ESP_ERR_INVALID_ARG;
7     }
8
9     int raw_value = 0;
10    esp_err_t ret = read_adc_channel(handle, &raw_value);
11    if (ret != ESP_OK) {
12        return ret;
13    }
14
15    *current_ma = (float)raw_value * handle->ki_propi / 1000.0f;
16    return ESP_OK;
17 }

```

5.183.6 Rule 5 : Use Assertions Generously

Rule : Minimum two assertions per function; assertions must be side - effect - free.

Rationale : Acts as executable documentation verifying pre - conditions, post - conditions, and invariants.

STAR Compliance: ✓ **COMPLIANT**

Note: STAR uses explicit parameter validation instead of assertions for production code (assertions disabled in release builds).

```

1 /* COMPLIANT - Explicit validation (better than assert for production) */
2 esp_err_t star_pid_compute(star_pid_handle_t* handle, float setpoint,
3                             float measurement, float dt, float* output)

```

```

4 {
5     /* Pre-condition checks (effectively runtime assertions) */
6     if (handle == NULL) {
7         return ESP_ERR_INVALID_ARG;
8     }
9     if (!handle->initialized) {
10        return ESP_ERR_INVALID_STATE;
11    }
12    if (output == NULL) {
13        return ESP_ERR_INVALID_ARG;
14    }
15    if (dt <= 0.0f || dt > 1.0f) { /* Sanity check time delta */
16        return ESP_ERR_INVALID_ARG;
17    }
18
19    /* Function logic */
20    float error = setpoint - measurement;
21    handle->integral += error * dt;
22
23    /* Post-condition: integral within bounds */
24    if (handle->integral > handle->integral_max) {
25        handle->integral = handle->integral_max;
26    } else if (handle->integral < handle->integral_min) {
27        handle->integral = handle->integral_min;
28    }
29
30    *output = handle->kp * error + handle->ki * handle->integral;
31    return ESP_OK;
32 }

```

5.183.7 Rule 6 : Declare Data at Smallest Scope

Rule : Minimize variable scope to reduce accidental corruption risks.

Rationale : Limits chances of accidental reference or corruption from other code.

STAR Compliance: ✓ **COMPLIANT**

```

1     /* COMPLIANT - Variables declared at minimal scope */
2     void
3     process_sensors(void) {
4         /* Loop variable declared in for statement */
5         for (uint8_t i = 0; i < SENSOR_COUNT; i++) {
6             /* Temporary variable for single sensor */
7             float temp_c = 0.0f;
8             if (read_sensor(i, &temp_c) == ESP_OK) {
9                 /* Process immediately, temp_c out of scope after block */
10                update_telemetry(i, temp_c);
11            }
12        }
13    }

```

5.183.8 Rule 7 : Check All Return Values and Parameters

Rule : Validate all function returns and input parameters; treat warnings as errors.

Rationale : Forces explicit failure - condition handling rather than ignoring error codes.

STAR Compliance: ✓ **COMPLIANT**

```

1  /* COMPLIANT - All returns checked, all parameters validated */
2  esp_err_t
3  star_bus_manager_add_bus(star_bus_manager_t *manager,
4                          star_bus_config_t *config) {
5
6  /* Parameter validation */
7  if (manager == NULL || config == NULL) {
8      return ESP_ERR_INVALID_ARG;
9  }
10
11 /* Check return value and propagate errors */
12 esp_err_t ret = star_bus_config_init(config);
13 if (ret != ESP_OK) {
14     ESP_LOGE(TAG, "Bus initialization failed: %s", esp_err_to_name(ret));
15     return ret;
16 }
17
18 /* Mutex operation checked */
19 if (xSemaphoreTake(manager->mutex, pdMS_TO_TICKS(1000)) != pdTRUE) {
20     ESP_LOGE(TAG, "Failed to acquire mutex");
21     return ESP_ERR_TIMEOUT;
22 }
23
24 /* Critical section */
25 add_to_list(manager, config);
26 xSemaphoreGive(manager->mutex);
27
28 return ESP_OK;
29 }

```

5.183.9 Rule 8 : Limit Preprocessor Use

Rule : Restrict to header inclusion and simple macros; forbid token pasting, recursive macros, and incomplete syntactic units.

Rationale : Preprocessor complexity obscures operations, fooling developers and static analysis tools.

STAR Compliance: ✓ **COMPLIANT**

```

1  /* COMPLIANT - Simple constant macros */
2  #define MAX_RETRY_COUNT (3)
3  #define MOTOR_PWM_FREQ_HZ (20000)
4  #define TIMEOUT_MS (1000)
5
6  /* COMPLIANT - Simple inline functions (better than complex macros) */
7  static inline float
8  voltage_mv_to_v(uint16_t mv) {
9      return (float)mv / 1000.0f;
10 }
11
12 /* AVOID - Complex token-pasting macros */
13 // #define CREATE_HANDLER(name) handler_##name##_init() /* Too complex */

```

5.183.10 Rule 9 : Restrict Pointer Use

Rule : Maximum one dereferencing level(*ptr OK, **ptr forbidden); no function pointers.

Rationale : Multiple indirection and function pointers make static data - flow analysis impossible.

STAR Compliance: △ !INTENTIONAL DEVIATION

Intentional Architectural Deviation: STAR uses function pointers for **Dependency Inversion Principle(DIP)** – an industry-standard pattern for testability and modularity. This is a conscious trade-off for better architecture.

DIP Pattern(Intentional Function Pointer Use) :

```

1  /* INTENTIONAL DEVIATION - DIP interface with function pointers */
2  typedef struct star_error_interface {
3      esp_err_t (*record_error)(void *ctx, esp_err_t error, const char
4          *message,
5          const char *file, int line, const char *func);
6      bool (*can_retry)(void *ctx);
7      esp_err_t (*reset_state)(void *ctx);
8      void *ctx; /* Implementation context */
9  } star_error_interface_t;
10
11 /* Why we keep this:
12  * 1. Enables mock implementations for unit testing
13  * 2. Allows swapping error handlers without recompilation
14  * 3. Follows SOLID principles (Dependency Inversion)
15  * 4. Industry-standard pattern (used in Linux kernel, RTOS, etc.)
16  */

```

5.183.11 Rule 10 : Compile with Maximum Warnings

Rule : Enable all compiler warnings at highest pedantry; achieve zero - warning builds with static analyzers .

Rationale : Modern compilers catch bugs before runtime.Zero warnings, no excuses.

STAR Compliance: ✓ COMPLIANT

```

1  #platformio.ini - Compiler flags
2      build_flags = -Wall #Enable all warnings - Wextra #Extra warnings -
3                      Werror #Treat warnings as errors - Wno - unused -
4                      parameter #Allow unused params in interface
5                      implementations -
6                      Wno - missing - field - initializers

```

CI / CD Enforcement : Build fails on any compiler warning.

5.183.12 Summary: STAR Compliance Matrix

Table 32: NASA Power of 10 Compliance Status

Rule	Description	STAR Status
1	No <code>goto</code> / recursion	✓ COMPLIANT
2	Fixed loop bounds	✓ COMPLIANT
3	No dynamic memory	✓ COMPLIANT
4	Short functions(<60 lines)	✓ COMPLIANT
5	Use assertions	✓ COMPLIANT
6	Minimal variable scope	✓ COMPLIANT
7	Check all returns	✓ COMPLIANT
8	Limit preprocessor	✓ COMPLIANT
9	Restrict pointers	△ !INTENTIONAL(DIP)
10	Maximum warnings	✓ COMPLIANT

5.183.13 Defensive Coding Measures

Beyond the Power of 10 rules, STAR implements additional defensive coding measures for electrical noise resilience in the RX72N motor controller firmware.

Independent Watchdog Timer(IWDT) :

- 120 kHz dedicated oscillator (independent of main clock)
- 1 second timeout, fed every 4ms from 250Hz control loop
- Detects infinite loops, deadlocks, and system hangs
- Logs reset cause on startup for diagnostics

Register Guard(ESD / EMI Protection) :

- Captures “golden” register values after initialization
- Periodically refreshes critical registers (PORT PDR, MSTPCR)
- Recovers from transient bit-flips caused by electrical noise
- Tracks correction count for field diagnostics

IRQ Digital Filtering:

- Hardware noise rejection on interrupt pins
- Configurable filter clock divisor(PCLK / 1 to PCLK / 64)
- 3 - sample debounce prevents spurious interrupts


```

1      /* Defensive coding in motor control loop */
2      while (true) {
3      /* ... control logic ... */
4
5      rx_iwdt_feed(); /* Feed watchdog every 4ms */
6
7      if (++guard_counter >= 250) { /* Every 1 second */
8          rx_register_guard_refresh();
9          guard_counter = 0;
10     }
11 }

```

5.183.14 References

- Holzmann, Gerard J. “*The Power of 10: Rules for Developing Safety-Critical Code.*” IEEE Computer, 39(6), pp. 95-97, June 2006.
- JPL Institutional Coding Standard for the C Programming Language (JPL DOCID D-60411)
- MISRA C:2012 Guidelines for the Use of the C Language in Critical Systems

```

=====
=====

```


6 Gateway Architecture

This section documents the `star-gateway` Go service that bridges the Raspberry Pi 5 control stack with the RX72N motor controller.

6.1 Overview

The gateway service runs on the Raspberry Pi 5 and serves as the communication bridge between:

- **High-level side:** gRPC clients (Nav2/ROS2 for autonomous navigation, UI for manual control)
- **Low-level side:** RX72N motor controller via USB CDC (primary) or SPI (backup)



6.2 Protocol Stack Implementation

The gateway implements all layers of the communication protocol(see Section ??) .

Table 33: Gateway Protocol Stack Implementation

Layer	Name	Go Package	Status
5	Application	<code>internal/service/</code>	Implemented
4	Serialization	<code>star-proto/gen/go/</code>	Implemented
3	HARQ + FEC	<code>internal/link/</code> , <code>internal/harq/</code> , <code>internal/fec/</code>	Implemented
2	Framing	<code>internal/frame/</code>	Implemented
1	Transport	<code>internal/transport/</code>	Implemented

6.3 Directory Structure

```

star - gateway / +--cmd / | +--star - gateway / | |
  +--main.go #Entry point | +--virtual_rx72n / |
  +--main.go #RX72N simulator + --internal / |
  +--transport / #Layer 1 : Physical transport | |
  +--spi.go #SPI transport(periph.io) | | +--cdc.go #USB CDC transport | |
  +--socket.go #Socket transport(simulation) |
  +--frame / #Layer 2 : Frame protocol | | +--frame.go #Constants and types |
  | +--encoder.go #Frame encoder | | +--decoder.go #Stream decoder |
  +--link / #Layer 3 : Reliability(HARQ) | | +--spi.go #SPILink(HARQ) |
  +--harq / #HARQ interface and types | | +--harq.go | +--fec / #FEC codec | |
  
```

```

+--convolutional.go #Rate 1 / 2,
K = 7 encoder | | +--viterbi.go #Viterbi decoder | |
+--combiner.go #Chase Combiner | +--manager / #Transport management | |
+--manager.go #TransportManager + SessionState |
+--service / #Layer 5 : gRPC services | | +--motor_control.go | |
+--telemetry.go | | +--battery.go | | +--configuration.go | |
+--gateway.go #UI bridge service | +--app / #Application wiring | |
+--gateway.go | +--server / #gRPC server |
+--server.go + --go.mod + --CLAUDE.md

```

6.4 Frame Package

The `internal / frame` package defines the wire protocol constants and types.

6.4.1 Frame Constants

Table 34: Frame Protocol Constants

Constant	Value	Description
SyncWord	0x55AA	Frame sync marker(alternating bits : [0x55, 0xAA])
SyncSize	2 bytes	Sync word size
HeaderSize	6 bytes	SEQ(2) + LEN(2) + TYPE(1) + FLAGS(1)
CRCSize	4 bytes	CRC - 32 checksum
MaxPayloadSize	1024 bytes	Maximum protobuf payload
MaxFrameSize	1036 bytes	Total frame size
MinFrameSize	12 bytes	Empty payload frame

6.4.2 Frame Types

- `FrameTypeCommand` –Command from controller to peripheral
- `FrameTypeResponse` –Response from peripheral to controller
- `FrameTypeAck` –Acknowledgment of successful receipt
- `FrameTypeNack` –Negative acknowledgment(CRC error, etc.)

6.5 Transport Package

The `internal/transport` package provides physical transport implementations for communicating with the RX72N.

6.5.1 Available Transports

Table 35: Transport Implementations

Transport	Device	Speed	Usage
SPI	/ dev / spidev0 .0	10 MHz	Backup(priority 5)
USB CDC	/ dev / ttyACMO	12 Mbps(Full - Speed)	Primary(priority 10)
Socket	Unix socket	N / A	Simulation mode

6.5.2 SPI Configuration

Table 36: SPI Configuration Constants

Parameter	Value	Description
Device	/ dev / spidev0 .0	SPI device path
Speed	10 MHz	SPI clock frequency
Mode	0	CPOL = 0, CPHA = 0
Bits per word	8	Word size
Timeout	100 ms	Default operation timeout

6.5.3 Transport Interface

```

type Transport interface {
    Send(data[] byte)(int, error) Receive(maxLen int)([] byte, error)
    Transfer(txData[] byte)([] byte, error) Close() error
}

```

6.6 Link Layer (HARQ)

The `internal/link` package implements the reliability layer with two link types optimized for their respective transports.

6.6.1 SPILink

`SPILink` provides full Hybrid ARQ(HARQ) with forward error correction for the SPI transport, where the physical channel is more error-prone.

- **HARQ with ACK / NACK** –Retransmission on negative acknowledgment or timeout
- **FEC encoding / decoding** –Convolutional code($K = 7$, Rate $1 / 2$) with Viterbi decoding
- **Chase Combining** – Soft-combining of retransmitted frames for improved error recovery

6.6.2 CDCLink

`CDCLink` provides a lightweight link layer for USB CDC, since USB handles reliability at the hardware level.

- **No HARQ** –USB protocol provides its own error correction and retransmission
- **Sequence tracking** – Maintains sequence numbers for ordering

6.6.3 Shared Session State

Both link types use the shared `SessionState` from `internal / manager /` to maintain sequence number continuity across transport failovers.

6.6.4 HARQ Parameters

Table 37: HARQ Protocol Parameters

Parameter	Value	Description
Max Retries	3	Maximum transmission attempts
ACK Timeout	10 ms	ACK wait timeout
Sequence Max	0xFFFF	16 - bit wraparound
FEC Codec	Convolutional K = 7, Rate 1 / 2	Forward error correction

6.7 Transport Manager

The `internal / manager` package provides priority - based transport selection and automatic failover.

6.7.1 Transport Priorities

Table 38: Transport Manager Priority Configuration

Transport	Priority	Role
USB CDC	10	Primary transport
SPI	5	Backup transport

6.7.2 Failover Behavior

- **Shared SessionState** –Sequence continuity maintained across transports
- **Automatic failover** –Health monitoring detects transport failures
- **Primary timeout** –200 ms implicit timeout before failover
- **Secondary probe** –1 s PING probe to detect recovery of higher - priority transport

6.8 gRPC Services

The gateway exposes five gRPC services (see Section ?? for detailed specifications):

Table 39: Gateway gRPC Services

Service	Description
MotorControlService	Motor velocity commands, emergency stop, and control loop configuration
TelemetryService	Real-time sensor data streaming (encoders, IMU, battery)
BatteryManagementService	Battery monitoring, state of charge, and safety limits
ConfigurationService	Runtime parameter updates and system configuration
FirmwareUpdateService	Over-the-air firmware update for RX72N controller

6.9 Build and Test

```
#Build the gateway binary
    cd star -
    gateway go build./ cmd / star -
    gateway

#Run all tests
    go test./
    ...

#Run with verbose output
    go test -
    v./
    ...

#Format code
    go fmt./
    ...

#Static analysis
    go vet./
    ...
```

6.10 Dependencies

The gateway depends on :

- [github.com / Locked - Inc / star - proto](https://github.com/Locked-Inc/star-proto) / `gen / go` –Generated protobuf and gRPC code
- [google.golang.org / grpc](https://google.golang.org/grpc) –gRPC framework
- [google.golang.org / protobuf](https://google.golang.org/protobuf) – Protocol Buffers runtime

The `go.work` file at the repository root enables workspace mode for seamless cross-module development:

```
go 1.21

use (
    ./star-proto/gen/go
    ./star-proto/tests/go
    ./star-gateway
)
```

For the complete end - to - end communication path from UI to motor controller, see Section ??.

7 USB CDC Protocol

7.1 Overview

The RX72N firmware implements a USB CDC - ACM(Communications Device Class - Abstract Control Model) composite device with three independent virtual serial ports. This enables simultaneous binary protocol communication, ASCII debugging, and log streaming over a single USB connection.

7.1.1 Port Assignment

Port	Purpose	Linux Device	RX(B)	TX(B)	Usage
0	Protocol	/dev/ttyACM0	1024	1024	nanopb frames, motor commands
1	Decoded	/dev/ttyACM1	256	512	ASCII frame dumps, debugging
2	Log	/dev/ttyACM2	256	1024	System logging, diagnostics

Table 40: USB CDC Port Configuration

7.1.2 Hardware Configuration

- **USB Speed** : Full - Speed(12 Mbps)
- **Max Packet Size** : 64 bytes(bulk endpoints)
- **Pipes Used** : 9 pipes total(1 control + 3 CDC x (1 interrupt + 2 bulk))
- **Pins** : USB_DP(PA4), USB_DM(PA5), USB_VBUS(PA6)
- **Clock** : 48 MHz USB clock from PLL

7.2 USB Descriptor Hierarchy

7.2.1 Device Descriptor

```

1 {
2   .bLength = 18, .bDescriptorType = USB_DEVICE_DESCRIPTOR,
3   .bcdUSB = 0x0200,           // USB 2.0
4   .bDeviceClass = 0xEF,       // Miscellaneous (IAD)
5   .bDeviceSubClass = 0x02,    // Common Class
6   .bDeviceProtocol = 0x01,    // Interface Association
7   .bMaxPacketSize0 = 64,
8   .idVendor = 0x045B,         // Renesas
9   .idProduct = 0x0235,        // RX72N CDC
10  .bcdDevice = 0x0100,         // Device v1.0
11  .iManufacturer = 1,         // "STAR Project"
12  .iProduct = 2,               // "RX72N CDC Composite"
13  .iSerialNumber = 3,          // "RX72N-00001"
14  .bNumConfigurations = 1
15 }
```

Listing 1: USB Device Descriptor

7.2.2 Configuration Descriptor

The configuration descriptor contains :

- 3 x Interface Association Descriptors (IAD) - Groups each CDC function
- 3 x CDC Control Interface (Class 0x02, Subclass 0x02)
- 3 x CDC Data Interface (Class 0x0A, Subclass 0x00)
- 3 x Interrupt IN endpoints (control)
- 6 x Bulk endpoints (3 IN + 3 OUT for data)

7.2.3 Interface Association Descriptor(IAD)

Each CDC port uses an IAD to group its control and data interfaces :

```

1 {
2   .bLength = 8,
3   .bDescriptorType = 0x0B,           // IAD
4   .bFirstInterface = 0,             // Control interface
5   .bInterfaceCount = 2,             // Control + Data
6   .bFunctionClass = 0x02,           // CDC
7   .bFunctionSubClass = 0x02,        // ACM
8   .bFunctionProtocol = 0x01,        // AT Commands
9   .iFunction = 4                     // "Protocol Port"
10 }
```

Listing 2: IAD for Port 0(Protocol Port)

7.2.4 Endpoint Configuration

Port	Type	EP	Dir	Size	Interval
0	Interrupt	EP1	IN	16	10ms
0	Bulk OUT	EP2	OUT	64	-
0	Bulk IN	EP3	IN	64	-
1	Interrupt	EP4	IN	16	10ms
1	Bulk OUT	EP5	OUT	64	-
1	Bulk IN	EP6	IN	64	-
2	Interrupt	EP7	IN	16	10ms
2	Bulk OUT	EP8	OUT	64	-
2	Bulk IN	EP9	IN	64	-

Table 41: USB Endpoint Assignments

7.3 USB State Machine

Critical State : Only in Configured state can `rx_usb_write` / `read` transfer data.




Figure 6: USB Device State Machine

Request	Code	Description
SET_LINE_CODING	0x20	Host configures baud rate, parity, stop bits
GET_LINE_CODING	0x21	Host queries current line coding
SET_CONTROL_LINE_STATE	0x22	DTR / RTS control signals(ignored)

Table 42: CDC - ACM Class Requests

7.4 CDC - ACM Class Requests

The USB CDC driver handles these class - specific requests :

Note : Line coding settings(baud rate, parity, etc.) are informational only.USB CDC operates at USB Full - Speed(12 Mbps), not the configured baud rate.

7.5 Bulk Transfer Protocol

7.5.1 Data Flow

Bulk OUT(Host -> Device)

1. Host writes data to / dev / ttyACM *
2. USB driver sends bulk OUT packet(max 64 bytes)
3. RX72N receives packet -> BRDY interrupt fires
4. ISR reads FIFO -> copies to RX ring buffer
5. Application calls `rx_usb_read()` -> retrieves data

Bulk IN(Device -> Host)

1. Application calls `rx_usb_write()` -> copies to TX ring buffer
2. ISR writes FIFO -> sends bulk IN packet(max 64 bytes)

3. BEMP interrupt fires when packet sent
4. Host reads data from / dev / ttyACM *

7.5.2 FIFO Access Requirements(RX72N - Specific)

CRITICAL : RX72N USB FIFO registers **must** be accessed as 16 - bit words, NOT byte - by - byte.

```

1      // CORRECT: Read CFIFO as 16-bit words
2      for (uint32_t i = 0; i < len; i += 2) {
3      const uint16_t word = usb0()->cfifo; // 16-bit read
4      data[i] = (uint8_t)(word & 0xFF);    // Low byte
5      if ((i + 1) < len) {
6          data[i + 1] = (uint8_t)((word >> 8) & 0xFF); // High byte
7      }
8  }
```

Listing 3: Correct FIFO Read(16 - bit access)

```

1      // WRONG: Byte-by-byte access causes corruption
2      for (uint32_t i = 0; i < len; i++) {
3      data[i] = (uint8_t)(usb0()->cfifo & 0xFF); // BAD!
4  }
```

Listing 4: Incorrect FIFO Read(causes data corruption)

Impact : Byte - by - byte access was the root cause of all bulk transfer failures before Phase 2 fixes.

7.5.3 FIFO Clear Sequence

Before writing to FIFO, the BCLR(Buffer Clear) sequence must be executed :

```

1      // Set BCLR bit (hardware clears FIFO)
2      usb0() -> cfifoctr
3      |= k_usb_fifoctr_bclr;
4
5      // Wait for BCLR to complete (hardware clears bit)
6      uint32_t timeout = 10000;
7      while ((usb0()->cfifoctr & k_usb_fifoctr_bclr) && timeout--) {
8          __asm__ volatile("nop");
9      }
10
11     // Now safe to write data
12     for (uint32_t i = 0; i < len; i += 2) {
13         // ... 16-bit write ...
14     }
```

Listing 5: FIFO Clear Before Write

Impact : Missing BCLR sequence caused first packet corruption with stale data.

SYNC (LE)	SEQ (LE)	LEN (LE)	TYPE	FLAGS	PAYLOAD	CRC - 32 (LE)
2B	2B	2B	1B	1B	0 - 1024B	4B

Table 43: Frame Wire Format

7.6 Frame Protocol

All frames use the same wire format regardless of transport(USB CDC or SPI) :

Header Fields(little - endian) :

- **SYNC** : Magic number 0x55AA for frame synchronization
- **SEQ** : Sequence number(0 - 65535, wraps around)
- **LEN** : Payload length in bytes
- **TYPE** : Frame type(see Table ??)
- **FLAGS** : Control flags(RequiresAck, HasFEC, etc.)
- **PAYLOAD** : Variable - length data(Protocol Buffer message)

Checksum(little - endian, IEEE 802.3 LSB - first) : CRC - 32 computed over SYNC + header + payload, stored in little - endian byte order.

7.6.1 Frame Types

Value	Name	Description
0x00	PING	Heartbeat request – sent when link idle for >1s
0x01	PONG	Heartbeat response – echoes PING counter
0x10	COMMAND	Command frame carrying protobuf messages
0x11	RESPONSE	Response frame carrying protobuf messages
0x12	ACK	Acknowledgment (SPI only, HARQ protocol)
0x13	NACK	Negative acknowledgment (SPI only, HARQ protocol)
0xFE	RESET_ACK	Acknowledgment of session reset
0xFF	RESET	Request to reset session (synchronize sequences)

Table 44: Frame Type Definitions

7.6.2 Control Frame Details

PING Frame: TYPE 0x00, payload is a 4-byte counter (little-endian uint32). Sent as an explicit idle-link probe when no frames have been exchanged for >1s. Both firmware and gateway auto-respond with PONG on PING receipt.

PONG Frame: TYPE 0x01, payload echoes the PING counter. Confirms link health and validates round-trip latency.

RESET Frame: TYPE 0xFF, no payload. Requests session reset to synchronize sequence counters.

RESET_ACK Frame: TYPE 0xFE, no payload. Acknowledges session reset and confirms synchronization.

7.6.3 Cross-Compatibility Test Vectors

Both Go (gateway) and C (firmware) encode/decode frames identically. This is verified by 8 byte-exact test vectors with hardcoded expected wire bytes including CRC-32:

Vector	TYPE	SEQ	Payload	CRC - 32
PING	0x00	0	(empty)	0x9B3FAEEB
PONG	0x01	0	counter = 42	0x287737DF
COMMAND	0x10	1	“TEST” + ACK flag	0xDEF35E60
RESPONSE	0x11	1	“OK”	0x6FC08EF4
ACK	0x12	1	(empty)	0xDEABF788
NACK	0x13	1	(empty)	0xC7B0C6C9
RESET	0xFF	0	(empty)	0x081B5399
RESET_ACK	0xFE	0	(empty)	0x110062D8

Table 45: Cross - Compatibility Test Vectors

Test locations:

- Go : `star - gateway / internal / frame / frame_test.go`
- C : `e2 - studio - star - rx72n - firmware / tests / test_rx_frame.c`

7.7 USB CDC Lightweight Protocol

The USB CDC protocol is designed for minimal overhead, relying on USB hardware for reliability. Unlike the SPI path which uses HARQ and retransmission, the CDC path omits these as redundant with USB’s built-in CRC and retry mechanisms.

7.7.1 Send Path

1. Acquire send mutex (serialize concurrent sends)
2. Get next TX sequence from shared SessionState
3. Create frame with sequence, CRC32
4. Encode to wire format

5. Write to `/dev/ttyACM0` with 50ms deadline
6. Release mutex (no wait for ACK)

7.7.2 Receive Path

1. Read from `/dev/ttyACM0`
2. Decode frame, validate CRC32
3. Check sequence via `SessionState` :
 - Accept exact match(expected sequence)
 - Accept small gaps(< 10 frames, log warning)
 - Reject duplicates or large gaps
4. Return payload to caller

7.7.3 Key Design Decisions

- ✓ Sequence tracking via shared `SessionState`
- ✓ CRC32 validation
- × No application - level retries(USB hardware handles retries)
- × No FEC encoding(redundant with USB reliability)
- × No ACK / NACK frames(USB provides implicit ACK)

7.8 Transport Comparison(USB CDC vs SPI)

7.9 Heartbeat Mechanism

The heartbeat system uses two complementary detection mechanisms to monitor link health:

7.9.1 Implicit Timeout (Primary) – 200ms

Update `LastSeen` timestamp when ANY valid frame arrives (COMMAND, RESPONSE, PING, etc.). If no frames for 200ms, declare link dead and trigger failover. Zero overhead when link is active — data frames implicitly serve as heartbeats.

7.9.2 Explicit PING (Secondary) – 1s Idle-Link Probe

Send PING with 4-byte counter if link idle for >1s. Wait for PONG echo; validate counter matches. 1 consecutive miss triggers failover. Rarely fires under normal traffic; only needed when link is genuinely idle.

Interaction between Implicit Timeout and Explicit PING : The 200ms implicit timeout is the primary dead - link detection mechanism. On an active link, data frames arrive faster than 200ms and continuously reset `LastSeen`, so the implicit timeout never fires. The 1s PING probe is a secondary mechanism : on a link that has occasional traffic(keeping the implicit timer alive) but where the application wants to verify bidirectional health, the PING / PONG exchange confirms round - trip connectivity. Note that on a truly idle link with zero traffic from either side, the 200ms

Feature	USB CDC	SPI	Rationale
Physical Layer	Half - duplex, async	Full - duplex, sync	Hardware characteristic
Error Detection	CRC32 only	CRC32 + FEC	USB has built - in CRC
Retransmission	Hardware - level only	Application - level(HARQ)	USB bulk handles retries
FEC	Disabled	Viterbi + Chase Combining	Redundant with USB
ACK / NACK	Not sent	Required	USB provides implicit ACK
Sequence Tracking	Shared SessionState	Shared SessionState	Continuity across transports
Priority	10(preferred)	5(backup)	Prefer simpler USB
Typical Latency	0.5 - 1ms	1 - 2ms	USB has lower overhead
Reliability	Higher(hardware CRC)	High(with retry mechanisms)	USB generally more reliable due to hardware CRC

Table 46: USB CDC vs SPI Transport Comparison

implicit timeout fires before the 1s PING interval elapses – this is by design, as an idle link with no frames in 200ms is considered dead and triggers failover.

7.9.3 Timing Budget

Parameter	Value	Description
Implicit timeout	200ms	Primary detection, any frame resets
Check interval	50ms	failureTimeout / 4, worst - case detection ~ 250ms
PING interval	1000ms	Secondary, idle - link probe
WDT timeout	1000ms	RX72N hardware watchdog
Safety margin	4x	250ms worst - case $\ll$ 1000ms WDT

Table 47: Heartbeat Timing Budget

7.9.4 Control Frame Dispatching

Both firmware(C) and gateway(Go) auto - respond PONG to PING and RESET_ACK to RESET. Control frames(PING, PONG, ACK, NACK, RESET_ACK) are consumed internally. Only data frames(COMMAND, RESPONSE) are returned to callers.

7.10 Debug Logging Over USB CDC Port 2

7.10.1 Architecture

The logging system supports dual output to both UART and USB CDC Port 2 :

- **UART(SCI12)** : Always works, independent of USB state
- **USB CDC Port 2** : Enabled when `USB_LOG_MIRROR = 1`
- **Boot buffering**: 512B ring buffer for logs during USB enumeration (0-200ms)
- **Thread safety**: ThreadX mutex for multi-task logging
- **Non-blocking**: Drops logs on TX full, tracks statistics

7.10.2 Boot Log Sequence




Figure 7: Boot Log Buffering Sequence

7.10.3 Implementation

Boot Buffer Structure

```

1 typedef struct {
2     char data[512]; // Ring buffer storage
3     uint16_t head; // Write index
4     uint16_t count; // Buffered bytes
5     bool overflow; // Overflow flag
6 } usb_log_boot_buffer_t;
7
8 static usb_log_boot_buffer_t s_boot_buffer = {0};
9 static volatile bool s_usb_ready = false;

```

Listing 6: Boot Log Ring Buffer

Log Write Flow

1. Application calls `rx_log_info()`, `rx_log_warn()`, etc.
2. Macro expands to `uart_debug_puts()` + `rx_log_usb_puts()`
3. `rx_log_usb_puts()` acquires ThreadX mutex
4. Check USB state :
 - **Not configured** : Buffer to 512B ring buffer
 - **Configured** : Write directly to USB CDC Port 2 via `rx_usb_write()`
5. If USB TX buffer full(`k_rx_err_busy`) : Drop log, increment `dropped_bytes`
6. Release mutex

Automatic Flush

```

1 static void internal_check_usb_ready(void) {
2     if (s_usb_ready)
3         return; // Already flushed
4
5     if (!rx_usb_is_configured(k_usb_port_log)) {
6         return; // Not ready yet, keep buffering
7     }
8
9     // USB ready! Flush boot buffer in 64-byte chunks
10    while (s_boot_buffer.count > 0) {
11        uint16_t chunk_len = min(s_boot_buffer.count, 64);
12        rx_err_t err =
13            rx_usb_write(k_usb_port_log, &s_boot_buffer.data[tail],
14                        chunk_len);
15        if (err == k_rx_err_busy)
16            return; // Retry later
17
18        // Update indices
19        tail = (tail + chunk_len) % 512;
20        s_boot_buffer.count -= chunk_len;
21    }
22
23    s_usb_ready = true; // Mark as flushed
24
25    // Log overflow warning if buffer overflowed
26    if (s_boot_buffer.overflow) {
27        rx_usb_puts(k_usb_port_log,
28                    "[WARN] Boot buffer overflow, some logs dropped\r\n");
29    }
30 }

```

Listing 7: Automatic Boot Buffer Flush

7.10.4 Thread Safety

ThreadX mutex protects all logging operations :

```

1 void rx_log_usb_puts(const char *str) {
2     // Lazy mutex initialization
3     if (!s_mutex_initialized) {
4         tx_mutex_create(&s_log_mutex, "usb_log_mutex", TX_NO_INHERIT);
5         s_mutex_initialized = true;
6     }
7
8     // Acquire mutex (blocks until available)
9     tx_mutex_get(&s_log_mutex, TX_WAIT_FOREVER);
10
11    // Critical section: write to USB
12    internal_write_usb(str, strlen(str));
13
14    // Release mutex
15    tx_mutex_put(&s_log_mutex);
16 }

```

Listing 8: Thread - Safe Logging

7.10.5 Statistics Tracking

```

1 typedef struct {
2     uint32_t total_bytes;    // Total bytes sent/buffered
3     uint32_t dropped_bytes;  // Bytes dropped (TX full/overflow)
4     uint32_t boot_buffered;  // Bytes buffered during boot
5     uint32_t usb_errors;     // USB error count
6 } usb_log_stats_t;
7
8 // Query statistics
9 usb_log_stats_t stats;
10 rx_log_usb_get_stats(&stats);
11 rx_log_info("USB_LOG", "Dropped: %u bytes (%.1f%%)", stats.dropped_bytes,
12            100.0f * stats.dropped_bytes / stats.total_bytes);

```

Listing 9: USB CDC Logging Statistics

7.11 Performance Characteristics

7.11.1 Throughput

7.11.2 Memory Usage

7.12 Error Handling and Recovery

7.12.1 USB Not Configured

Symptom : rx_usb_write / read returns k_rx_err_invalid_state

Recovery :

- Wait for USB enumeration: `while (!rx_usb_is_configured(port))`

Metric	Value	Notes
USB Speed	12 Mbps	Full - Speed(USB 2.0)
Practical Max	10 Mbps	Protocol overhead reduces from 12 Mbps theoretical
Typical Throughput	5 - 8 Mbps	Under normal application load
Packet Size	64 bytes	Full - Speed bulk endpoint limit
Latency(send 1KB)	0.5 - 1 ms	rx_usb_write() to host receive
Latency(receive 1KB)	0.5 - 1 ms	Host write to rx_usb_read()

Table 48: USB CDC Performance Metrics

Component	Size(bytes)	Description
Port 0 RX Buffer	1024	Protocol port receive ring buffer
Port 0 TX Buffer	1024	Protocol port transmit ring buffer
Port 1 RX Buffer	256	Decoded port receive ring buffer
Port 1 TX Buffer	512	Decoded port transmit ring buffer
Port 2 RX Buffer	256	Log port receive ring buffer
Port 2 TX Buffer	1024	Log port transmit ring buffer
Boot Log Buffer	512	Boot log buffering(USB CDC logging)
USB Descriptors	512	Device, config, interface, endpoint
State Structures	128	3 ports x 42 bytes per port
Total	5.3 KB	Static allocation(no malloc / free)

Table 49: USB CDC Memory Usage

- For logging : Buffer to boot buffer, flush after USB ready
- For protocol / data : Retry after delay, or use alternate channel(UART)

7.12.2 TX Buffer Full

Symptom : rx_usb_write returns k_rx_err_busy

Recovery :

- **Logging :** Drop message, increment statistics(non - blocking policy)
- **Critical data :** Retry with timeout, or signal error to application
- Poll rx_usb_tx_available() before write to avoid full condition

7.12.3 Cable Disconnect

Event : k_usb_event_detached delivered to callback

Recovery :

- Abort pending transfers
- Clear TX / RX ring buffers
- Reset state to **Detached**
- Wait for cable reconnect (k_usb_event_attached)

8.2 Visual-LiDAR Sensor Fusion with RTAB-Map

The platform implements a heterogeneous sensor fusion strategy combining geometric data from LiDAR and appearance-based data from an RGB-D camera using **RTAB-Map** (Real-Time Appearance-Based Mapping).

8.2.1 Fusion Architecture

The fusion process is divided into two main layers:

1. **Local State Estimation(EKF)** : The `robot_localization` package runs an Extended Kalman Filter(EKF) fusing :
 - Wheel Odometry(from RX72N via `star_spi_bridge`)
 - IMU Linear Acceleration and Angular Velocity(from OAK - D or dedicated IMU)
2. **Global SLAM and Loop Closure(RTAB - Map)** : The `rtabmap_ros` node consumes :
 - Laser Scan data from RPLiDAR C1.
 - RGB - D images and PointClouds from the OAK - D camera.
 - Filtered Odometry from the EKF.

8.2.2 Mapping Strategy

RTAB-Map performs loop closure detection using a bag-of-words approach. When a loop is detected, it optimizes the pose graph to minimize drift. The resulting map is published as a 2D occupancy grid for Nav2 and a 3D octomap for obstacle avoidance.

8.3 Coordinate Frames (REP-105)

The STAR platform adheres to the **REP-105** standard for coordinate frames. The transform tree (`tf2`) is structured as follows:

- **map**: The global coordinate frame. Fixed to the world.
- **odom**: The local coordinate frame. Drift-prone, but continuous. The `map` $\rightarrow$ `odom` transform is published by RTAB-Map (Loop Closure).
- **base_link**: The center of the robot's drive axis. The `odom` $\rightarrow$ `base_link` transform is published by the EKF.
- **laser_frame**: The reference frame for the RPLiDAR C1.
- **camera_link**: The reference frame for the OAK-D Depth Camera.

8.4 Custom ROS2 Nodes and Interfaces

Three primary custom nodes facilitate the interaction between the STAR hardware and the ROS2 ecosystem.

8.4.1 `star_spi_bridge`

Bridges the low - level SPI protocol(RX72N) to ROS2 topics.

- **Subscribed Topics:** `/ cmd_vel(geometry_msgs / Twist)`
- **Published Topics:** `/ odom / unfiltered(nav_msgs / Odometry), / joint_states(sensor_msgs / JointState)`
- **Parameters:** `spi_device, spi_speed_hz, gear_ratio`

8.4.2 `star_gateway_bridge`

Provides a bridge between the gRPC / WebSocket gateway and the ROS2 computational graph.

- **Subscribed Topics:** `/ robot_status, / battery_state`
- **Published Topics:** `/teleop/cmd_vel` (overrides for manual control)
- **Services:** `/ set_pid_gains, / trigger_calibration`

8.4.3 `star_safety_monitor`

Ensures platform integrity and manages emergency states.

- **Logic :** Monitors battery voltage, motor current, and heartbeat from the RPi5 and RX72N.
- **Actions :** Publishes `/ emergency_stop` or resets the motor controller if a timeout occurs.

8.5 Multi-Machine Communication

To ensure isolation and prevent interference in multi-robot environments, the `ROS_DOMAIN_ID` environment variable must be set uniquely for each STAR unit (e.g., `export ROS_DOMAIN_ID=42`).

8.6 Hardware Persistence (udev rules)

Consistent device naming is critical for reliable startup. The following `udev` rules are required in `/etc/udev/rules.d/99-star.rules`:

```
#RPLiDAR C1
SUBSYSTEM=="tty", ATTRS{idVendor}=="10c4", ATTRS{idProduct}=="ea60", SYMLINK+="ttyLidar"
#RX72N Motor Controller(via USB - Serial if applicable, or SPI identification)
SUBSYSTEM=="spidev", KERNEL=="spidev0.0", GROUP=="spi", MODE=="0660"
```

Note : The `spi` group must exist on the system before applying the `udev` rules .The STAR Docker container automatically creates this group via `groupadd - f spi` during build.On bare - metal installations, create the group manually :

```
sudo groupadd spi sudo usermod - aG spi $USER
```

9 ROS2 C++ Style Guide

9.1 Overview

The STAR project uses different coding conventions for ROS2 C++ code compared to RX72N firmware. This section documents the ROS2 C++ style guide, which supplements the C firmware style guide (Section ??).

9.1.1 When to Use This Guide

- **ROS2 packages** (`star - ros2 / src /*/`): Use ROS2 C++ style
- **RX72N firmware** (`star-rx72n-firmware/`): Use C firmware style
- **Gateway** (`star-gateway/`): Follow Go conventions

9.1.2 Key Differences

Feature	C Firmware (RX72N)	ROS2 C++
Classes	N/A	CamelCase
Methods	<code>snake_case</code>	<code>snake_case</code> (same)
Variables	<code>snake_case</code>	<code>snake_case</code> (same)
Member vars	<code>s_ prefix</code>	trailing <code>_</code>
Headers	<code>.h</code>	<code>.hpp</code>
Line limit	100 characters	120 characters
Namespaces	Not used	<code>star::package_name::</code>
Error handling	Return codes	Exceptions
Logging	<code>uart_puts()</code>	<code>RCLCPP_INFO/WARN/ERROR</code>
Include guards	<code>STAR_RX72N_FILE_H</code>	<code>PACKAGE_FILE_HPP_</code>
Doxygen	<code>/**</code> and <code>/**<</code>	<code>/**</code> and <code>/**<</code> (same)

Table 51: C vs C++ Style Comparison

9.2 Naming Conventions

9.2.1 Classes and Types

Use CamelCase for classes following ROS2 conventions:

```

1 // CamelCase for classes (ROS2 convention)
2 class StarGatewayBridgeNode : public rclcpp::Node {
3 // ...
4 };
5
6 // CamelCase for structs used as types
7 struct TelemetryData {
8 double battery_voltage_;
9 int32_t current_ma_;
10 };
11
12 // Type aliases use CamelCase

```

```
13 using TelemetryPtr = std::shared_ptr<TelemetryData>;
```

Listing 10: Class naming examples

9.2.2 Methods and Functions

Use `snake_case` for method names (same as C firmware):

```
1 // snake_case for methods (same as C firmware)
2 void publish_telemetry(const TelemetryData & data);
3 bool is_connected() const;
4 void on_battery_state_received(const
5     sensor_msgs::msg::BatteryState::SharedPtr
6     msg);
7 // Use verb-based names that clarify actions
8 void check_for_errors();           // Good: Clear intent
9 void error_check();               // Bad: Noun-first is confusing
```

Listing 11: Method naming examples

9.2.3 Variables

Use `under_scored` for variables with trailing underscores for member variables:

```
1 // under_scored for variables
2 int loop_counter = 0;
3 std::string node_name = "gateway_bridge";
4
5 // Member variables with trailing underscore
6 class MyNode : public rclcpp::Node {
7 private:
8     rclcpp::Publisher<std_msgs::msg::String>::SharedPtr telemetry_pub_;
9     std::shared_ptr<grpc::Channel> grpc_channel_;
10    bool is_connected_;
11 };
12
13 // Constants: ALL_CAPITALS
14 const int MAX_RETRIES = 3;
15 const double DEFAULT_TIMEOUT_S = 5.0;
```

Listing 12: Variable naming examples

9.2.4 Namespaces

Package-based namespaces use `under_scored` naming:

```
1 namespace star { namespace spi_bridge {
2
3     class SpiDriverNode : public rclcpp::Node {
4     // ...
5     };
6
7 } // namespace spi_bridge
```

```
8 } // namespace star
```

Listing 13: Namespace examples

9.3 File Naming and Organization

9.3.1 Header Files

C++ headers use the `.hpp` extension (not `.h`):

- `star_gateway_bridge_node.hpp`
- `message_converter.hpp`
- `grpc_client.hpp`

Include guards follow the pattern: `PACKAGE_FILE_NAME_HPP_`

```
1 #ifndef STAR_GATEWAY_BRIDGE_STAR_GATEWAY_BRIDGE_NODE_HPP_
2 #define STAR_GATEWAY_BRIDGE_STAR_GATEWAY_BRIDGE_NODE_HPP_
3
4 // ... code ...
5
6 #endif // STAR_GATEWAY_BRIDGE_STAR_GATEWAY_BRIDGE_NODE_HPP_
```

Listing 14: Include guard example

9.3.2 Source Files

Source files use the `.cpp` extension with `under_scored` naming:

- `star_gateway_bridge_node.cpp`
- `message_converter.cpp`
- `grpc_client.cpp`

9.4 Header Organization

Headers must be organized in a standard order (enforced by `.clang-format`):

1. License and copyright
2. Include guard
3. ROS2 core includes (`<rclcpp/...>`)
4. ROS2 message includes (`<geometry_msgs/...>`, etc.)
5. Project includes (`"star/..."`)
6. System C++ includes (`<memory>`, `<string>`, etc.)
7. System C includes (`<cstdint>`, etc.)

8. Namespace declaration
9. Class/function declarations

See CLAUDE.md for complete example.

9.5 Code Formatting

9.5.1 Line Length

- **ROS2 C++:** 120 characters (`star-ros2/.clang-format`)
- **C firmware:** 100 characters (`star-rx72n-firmware/.clang-format`)

9.5.2 Indentation

All code uses 2-space indentation (same as C firmware):

```

1 class MyNode : public rclcpp::Node { public: MyNode() :
2 Node("my_node") { timer_ = this->create_wall_timer(
3 std::chrono::milliseconds(100),
4 std::bind(&MyNode::timerCallback, this));
5 }
6
7 private:
8 void timerCallback() {
9 // ...
10 }
11
12 rclcpp::TimerBase::SharedPtr timer_;
13 };

```

Listing 15: Indentation example

9.5.3 Braces

- **Functions:** Braces on new line (same as C firmware)
- **Control statements:** Cuddled braces (`if (x) {`)
- **Namespaces:** No indentation inside namespace

```

1 // Functions: Braces on new line
2 void myFunction()
3 {
4 // ...
5 }
6
7 // Control statements: Cuddled braces
8 if (condition) {
9 // ...
10 } else {
11 // ...
12 }

```

```

13
14 // Namespaces: No indentation inside
15 namespace star {
16 namespace spi_bridge {
17
18 // Content at zero indent
19 class MyClass {
20 };
21
22 } // namespace spi_bridge
23 } // namespace star

```

Listing 16: Brace style examples

9.6 ROS2-Specific Patterns

9.6.1 Node Inheritance

Inherit from `rclcpp::Node` for basic nodes or `rclcpp_lifecycle::LifecycleNode` for safety-critical nodes:

```

1 // Basic node
2 class StarGatewayBridgeNode : public rclcpp::Node {
3 public:
4   StarGatewayBridgeNode();
5
6 private:
7   void telemetryCallback();
8
9   rclcpp::Publisher<std_msgs::msg::String>::SharedPtr telemetry_pub_;
10  rclcpp::TimerBase::SharedPtr telemetry_timer_;
11 };
12
13 // Safety-critical lifecycle node
14 class StarSpiDriverNode : public rclcpp_lifecycle::LifecycleNode {
15 public:
16   using CallbackReturn =
17     rclcpp_lifecycle::node_interfaces::LifecycleNodeInterface::CallbackReturn;
18
19   StarSpiDriverNode();
20
21 // Lifecycle transitions
22   CallbackReturn on_configure(const rclcpp_lifecycle::State &) override;
23   CallbackReturn on_activate(const rclcpp_lifecycle::State &) override;
24   CallbackReturn on_deactivate(const rclcpp_lifecycle::State &) override;
25   CallbackReturn on_cleanup(const rclcpp_lifecycle::State &) override;
26 };

```

Listing 17: Node inheritance

9.6.2 Publishers and Subscribers

```

1 class MyNode : public rclcpp::Node { public: MyNode() :
2   Node("my_node") {
3     // Publisher: use SharedPtr
4     telemetry_pub_ = this->create_publisher<std_msgs::msg::String>(
5       "/telemetry",
6       10 // QoS depth
7     );
8
9     // Subscriber: use std::bind
10    cmd_sub_ = this->create_subscription<geometry_msgs::msg::Twist>(
11      "/cmd_vel",
12      10,
13      std::bind(&MyNode::cmdVelCallback, this, std::placeholders::_1)
14    );
15  }
16
17 private:
18 void cmdVelCallback(const geometry_msgs::msg::Twist::SharedPtr msg) {
19   // Handle message
20 }
21
22 rclcpp::Publisher<std_msgs::msg::String>::SharedPtr telemetry_pub_;
23 rclcpp::Subscription<geometry_msgs::msg::Twist>::SharedPtr cmd_sub_;
24 };

```

Listing 18: Publishers and subscribers

9.6.3 Timers

Use `create_wall_timer` for periodic operations:

```

1 timer_ = this->create_wall_timer(
2   std::chrono::milliseconds(100), // 10 Hz
3   std::bind(&MyNode::timerCallback, this)
4 );

```

Listing 19: Timer usage

9.7 Error Handling

ROS2 uses exceptions (different from C firmware return codes):

```

1 // Throw exceptions for errors
2 void publishTelemetry()
3 {
4   if (!grpc_channel_) {
5     throw std::runtime_error("gRPC channel not initialized");
6   }
7   // ...
8 }
9
10 // Catch exceptions in callbacks (avoid crashing node)
11 void timerCallback()

```

```

12 {
13   try {
14     publishTelemetry();
15   } catch (const std::exception & e) {
16     RCLCPP_ERROR(this->get_logger(), "Failed to publish: %s", e.what());
17   }
18 }

```

Listing 20: Exception handling

9.8 Logging

Use RCLCPP_* macros for logging, not printf or cout:

```

1  // ROS2 logging macros (preferred)
2  RCLCPP_INFO(this->get_logger(), "Node started");
3  RCLCPP_WARN(this->get_logger(), "Connection lost, retrying...");
4  RCLCPP_ERROR(this->get_logger(), "Failed to initialize: %s",
5               error_msg.c_str());
6  RCLCPP_DEBUG(this->get_logger(), "Processing message %d", count);
7
8  // Throttled logging (max once per 5 seconds)
9  RCLCPP_WARN_THROTTLE(this->get_logger(), *this->get_clock(), 5000,
10 "Command stale (%ldms > %dms)", cmd_age_ms, timeout_ms_);

```

Listing 21: ROS2 logging

Important: Never use printf() or std::cout in ROS2 nodes.

9.9 Documentation

All public APIs must have Doxygen comments using /** and /**< (same as C firmware):

```

1  /**
2   * @brief Brief description of class
3   *
4   * Detailed description can span multiple lines. Explain purpose,
5   * usage, and any important details.
6   */
7
8   class StarGatewayBridgeNode : public rclcpp::Node {
9   public:
10     /**
11      * @brief Constructor for gateway bridge node
12      *
13      * @param options Node options for configuration
14      */
15     explicit StarGatewayBridgeNode(
16         const rclcpp::NodeOptions &options = rclcpp::NodeOptions());
17
18   private:
19     /**
20      * @brief Callback for telemetry publishing timer
21      *
22      * Forwards latest telemetry to Gateway via gRPC. Called at 10 Hz.
23      */

```

```

23     void telemetry_timer_callback();
24
25     rclcpp::TimerBase::SharedPtr telemetry_timer_; /**< Timer for
26         telemetry */
27 };

```

Listing 22: Doxygen documentation

9.10 Constants

Prefer enums and `const`(same philosophy as C firmware) :

```

1     // Enum for related constants
2     enum class MotorState {
3         kIdle = 0,
4         kRunning = 1,
5         kError = 2
6     };
7
8     // const for single values
9     const int DEFAULT_QOS_DEPTH = 10;
10    const double MAX_LINEAR_VELOCITY_MPS = 1.0;
11
12    // static const for class-specific constants
13    class MyNode : public rclcpp::Node {
14    private:
15        static constexpr int kMaxRetries = 3;
16        static constexpr double kTimeoutS = 5.0;
17    };

```

Listing 23: Constants

9.11 Formatting Enforcement

All ROS2 C++ code uses `clang - format` with configuration in `star - ros2 /.clang - format` :

- 2-space indentation (same as C firmware)
- 120-character line limit (ROS2 standard)
- Cuddled braces for control statements
- Function braces on new line
- No indentation inside namespaces
- ROS2-specific include order (core, messages, system, project)

9.11.1 Manual Formatting

Format code before committing :

```


cd star -
ros2 find src - name '*.cpp' - o - name '*.hpp' |
xargs clang - format - i

```


10 End - to - End Communication Stack

10.1 Overview

The STAR communication stack connects the user interface through a layered architecture down to the RX72N motor controller. Each layer serves a distinct purpose : the UI provides human interaction, the gateway bridges high - level commands to the robot control framework, ROS2 handles autonomous navigation and sensor fusion, and the frame protocol delivers serialized messages over either USB CDC or SPI to the real - time firmware.



Key Insight : All control paths(autonomous Nav2 and manual UI) converge at the gateway, ensuring a single serialization and transport layer regardless of command source. The RX72N firmware is transport - agnostic - it processes identical frames whether they arrive over USB CDC or SPI.

10.2 Transport Priority

USB CDC is the **primary** transport and SPI is the **backup**. Priority values are defined in `star-gateway/internal/manager/types.go`:

```

1 PriorityUSB = 10 // higher = preferred
2 PrioritySPI = 5

```

Listing 24: Transport Priority Constants

The `TransportManager` selects the highest-priority healthy transport at runtime. USB is preferred for three reasons:

- **Lower latency:** 0.5 - 1 ms(USB) vs 1 - 2 ms(SPI)
- **Hardware CRC and bulk retries :** Built into the USB protocol , making application - level HARQ redundant on this path
- **Simplified software :** No ACK / NACK handshake or FEC codec overhead required

SPI enables full HARQ(per ADR - 001) because it lacks USB's built-in reliability mechanisms. A shared `SessionState` (TX/RX sequence counters) spans both transports, preventing sequence desynchronization during failover. Both USB and SPI increment the same sequence counter.

10.3 Protocol Stack(5 Layers)

Table 53: Communication Protocol Stack

Layer	Name	Go Package	C Library	Des
5	Application	<code>internal / service /</code>	<code>src / tasks /</code>	gRF
4	Serialization	<code>google.golang.org / protobuf</code>	<code>libs / rx_nanopb /</code>	man
3	HARQ + FEC	<code>internal / link /</code>	<code>libs / rx_harq /, libs / rx_spi_link /</code>	Pro
				Go,
				HAR
				(RS
				/ C
				/ F
				retr
2	Framing	<code>internal / frame /</code>	<code>libs / rx_frame /</code>	SYN
				load
1	Transport	<code>internal / transport /</code>	RSPi0 / USB peripheral	SPI
				Full

10.4 Protocol Primer

This subsection explains each protocol building block from first principles. Understanding these concepts is essential for working on any part of the communication stack.

10.4.1 CRC-32 (Cyclic Redundancy Check)

A CRC-32 is a 4-byte “fingerprint” computed over a block of data. The sender computes the CRC over the frame contents and appends it; the receiver recomputes the CRC over the same data and compares.If even a single bit flipped during transmission, the CRCs will not match and the receiver knows the frame is corrupt.

How it works:

1. Treat the data bytes as a long binary polynomial .
2. Divide this polynomial by a fixed *generator polynomial*(IEEE 802.3 : 0x04C11DB7) .
3. The 32 - bit remainder is the CRC.Append it to the frame .
4. The receiver performs the same division.If the remainder is zero, the frame is intact.

Properties:

- **Detection only, not correction :** CRC tells you *something* is wrong, but not *what* or *where*. If a CRC fails, the only option is to discard the frame and request retransmission .
- **Detects all single - bit, double - bit, and odd - bit errors.** Detects all burst errors up to 32 bits.
- **Hardware - accelerated on the RX72N :** The CRC Calculator peripheral computes CRC - 32 in hardware, avoiding CPU overhead.
- **Used on every frame :** Both USB CDC and SPI frames include CRC-32, regardless of whether HARQ is enabled.

Analogy : CRC is like a check digit on a credit card number. It catches typos instantly but cannot fix them – you have to re - enter the number.

10.4.2 ARQ(Automatic Repeat Request)

ARQ is the simplest reliability mechanism : if a frame arrives corrupted(CRC fails) or does not arrive at all(timeout), the receiver asks the sender to retransmit. This is **error detection + re-transmission**, not error correction.

Protocol flow:

1. Sender transmits frame with `REQUIRES_ACK` flag set .
2. Sender starts a timer(10 ms timeout in STAR) .
3. Receiver validates CRC :
 - CRC valid → send **ACK**(positive acknowledgment) .
 - CRC invalid → send **NACK**(negative acknowledgment) .
4. Sender receives response :
 - ACK → success, move to next frame .
 - NACK → retransmit the same frame(set `RETRANSMIT` flag) .
 - Timeout → retransmit(assume frame was lost) .
5. After 3 failed retries, declare the link failed.

Table 54: ARQ Protocol Parameters(STAR Configuration)

Parameter	Value	Description
Max retries	3	Attempts before failure
ACK timeout	10 ms	Wait time per attempt
Worst - case delay	40 ms	Initial send + 3 retransmissions
Sequence range	0 –65535	16 - bit wraparound counter

Limitation: Pure ARQ wastes the corrupted frame entirely. If 99% of the bits arrived correctly and 1% were wrong, ARQ discards all of it and retransmits from scratch. This is where FEC comes in.

10.4.3 FEC (Forward Error Correction)

FEC adds *redundant* data to the transmission so the receiver can **correct** errors without retransmission. The idea is simple: send more bits than strictly necessary, so that even if some are corrupted, the original data can be recovered mathematically.

Everyday analogy: If you spell out a phone number as “five-five-five, one-two-three-four”, someone hearing “five-five-STATIC-one-two-three-four” can guess the missing digit because they know phone numbers are 7 digits and the pattern is obvious. FEC formalizes this intuition.

STAR uses convolutional coding, a specific FEC technique:

- **Constraint length $K = 7$:** The encoder has a 6-bit shift register (memory), so each output bit depends on the current input bit and the 6 previous input bits. This creates complex relationships between bits that the decoder can exploit.
- **Rate 1/2:** For every 1 input bit, the encoder produces 2 output bits. This means the encoded data is exactly $2\times$ the size of the original, doubling bandwidth usage in exchange for error correction capability.
- **Generator polynomials:** $G_1 = 171_8$ (0x79) and $G_2 = 133_8$ (0x5B). These are NASA standard polynomials used in deep-space communication, chosen for their optimal distance properties.

Encoding process:

1. Each input bit shifts into a 6 - stage register.
2. Two output bits are produced by XOR - ing specific register taps(determined by G_1 and G_2).
3. A 100 - byte payload becomes a 200 - byte encoded payload plus tail bits.

10.4.4 Viterbi Decoder (Soft-Decision)

The Viterbi algorithm is the standard method for decoding convolutional codes. It finds the *most likely* original data sequence given a noisy received signal.

Hard bits vs. soft bits:

- **Hard bits :** Binary 0 or 1. No confidence information. “The bit is 1.”
- **Soft bits :** A signed value from -127 to $+127$ (stored as `int8_t`) .The sign indicates the likely bit value(negative = likely 0, positive = likely 1), and the *magnitude* indicates confidence.For example :

- $+127$ = “very confident this is a 1”
- $+10$ = “probably a 1, but not sure”
- -127 = “very confident this is a 0”
- 0 = “complete erasure, no idea”

Why soft bits matter : Soft - decision decoding provides approximately 2 dB gain over hard - decision decoding.This means the decoder can correct more errors because it uses *confidence* information, not just guesses.

Viterbi algorithm overview:

1. The encoder can be modeled as a state machine with $2^{K-1} = 64$ states (for $K = 7$).
2. At each time step, the decoder computes the “distance” (error metric) between the received soft bits and what each possible state transition would have produced.

3. It keeps only the best path (lowest cumulative error) into each state — this is the “survivor path.”
4. After processing all received bits, the decoder traces back through the survivor paths to find the most likely original bit sequence.


Table 55: Viterbi Decoder Parameters

Parameter	Value	Description
States	64	2^{K-1} for $K = 7$
Traceback depth	35	$\sim 5 \times K$
Decision type	Soft (int8)	-127 to +127
Path metric type	uint32	Cumulative error metric
Memory (RX72N)	~ 40 KB	State arrays + traceback

10.4.5 HARQ(Hybrid Automatic Repeat Request)

HARQ is **not a separate protocol** — it is the **combination** of ARQ and FEC working together. The key insight is that each mechanism compensates for the other’s weakness:

- **ARQ alone:** Discards corrupted frames entirely, wastes bandwidth retransmitting data that was mostly correct.
- **FEC alone:** Can correct limited errors but cannot request retransmission if corruption is too severe.
- **HARQ (both):** FEC corrects minor errors in-place. If corruption exceeds FEC capability, ARQ requests retransmission. On retransmission, Chase Combining accumulates evidence from both attempts for even better decoding.



The formula is : **HARQ = ARQ + FEC + Chase Combining**. CRC - 32 is the foundation used by all paths .

10.4.6 Chase Combining(Type I HARQ)

Chase Combining is the mechanism that makes retransmissions *more valuable* than just sending the same data again. Instead of discarding the failed frame and using only the retransmitted copy, Chase Combining **accumulates soft - bit observations** from every transmission attempt.

How it works:

1. **First transmission:** Receiver gets soft bits (e.g., $[+80, -30, +5, -120, \dots]$). CRC fails.
2. **Receiver stores soft bits** in an `int16` accumulator array (not discarded!).
3. **Retransmission:** Receiver gets new soft bits for the same data (e.g., $[+60, -90, +40, -100, \dots]$).
4. **Combine:** Add element-wise: $[+80+60, -30+(-90), +5+40, -120+(-100), \dots] = [+127, -120, +45, -127, \dots]$
5. **Clamp** combined values to $[-127, +127]$ (int8 range) and feed to Viterbi decoder.
6. Bits where both transmissions agreed become *more confident* (higher magnitude). Bits where they disagreed partially cancel, correctly reflecting uncertainty.

Gain : Each additional transmission provides approximately 3 dB of combining gain. Two transmissions combined can correct errors that neither could individually. After 3 transmissions with combining, the system achieves roughly 4 -5 dB total coding gain over a single attempt.

Table 56: Chase Combining Example(4 soft bits, 2 transmissions)

	Bit 0	Bit 1	Bit 2	Bit 3
TX 1(soft bits)	+80	-30	+5	-120
TX 2(soft bits)	+60	-90	+40	-100
Combined(sum)	+140	-120	+45	-220
Clamped to int8	+127	-120	+45	-127
Interpretation	Strong 1	Likely 0	Weak 1	Strong 0

Key Insight : Chase Combining is why HARQ is strictly better than pure ARQ. A pure ARQ system discards the failed frame and starts fresh. HARQ with Chase Combining treats every transmission as additional evidence, making each retry exponentially more likely to succeed.

10.4.7 USB CDC(Communications Device Class)

USB CDC is a standard USB device class that creates a **virtual serial port** over USB. When the RX72N is plugged into the Raspberry Pi 5 via USB, the Linux kernel automatically creates a `/dev / ttyACM0` device that applications can read / write like a regular serial port.

Why USB CDC needs no HARQ:

- **Hardware CRC-16:** Every USB packet (max 64 bytes for Full-Speed) includes a 16-bit CRC computed and verified by the USB hardware controller. Corrupted packets are automatically discarded at the hardware level.
- **Automatic bulk retries:** USB bulk transfers automatically retry failed packets up to 3 times at the hardware level, transparent to software. The application never sees the retransmission.
- **Differential signaling:** USB uses a twisted differential pair (D+/D-), which provides inherent common-mode noise rejection. This makes bit errors extremely rare compared to single-ended SPI.
- **Handshake protocol:** Every bulk transfer includes a three-phase handshake (TOKEN → DATA → HANDSHAKE), ensuring reliable delivery.

What STAR's CDCLink does provide:

- Application-level CRC-32 (end-to-end integrity, covering the full frame including header).
- Sequence number tracking via shared **SessionState**.
- Gap tolerance (accepts sequence gaps < 10 frames for rare USB packet loss).
- Send serialization via **sendMutex** (prevents out-of-order transmission).
- Send timeout protection (50 ms timeout prevents blocking on USB disconnect).

10.4.8 SPI(Serial Peripheral Interface)

SPI is a synchronous 4 - wire bus connecting the Raspberry Pi 5(Controller)to the RX72N(Peripheral). Unlike USB, SPI is a raw electrical interface with **zero built - in error detection or correction**.

SPI wires:

- **SCLK** : Clock signal(10 MHz), driven by the RPi5 Controller.
- **COPI** : Controller Out, Peripheral In(data from RPi5 to RX72N).
- **CIPO** : Controller In, Peripheral Out(data from RX72N to RPi5) .
- **CS** : Chip Select(active low, selects the RX72N) .

Why SPI needs full HARQ:

- **No hardware CRC** : SPI shifts raw bits.A single bit flip from EMI or crosstalk passes through silently unless the application checks.
- **No retransmission** : SPI is fire - and-forget.If a byte is corrupted, there is no hardware mechanism to request it again.
- **Single - ended signaling** : SPI lines are not differential, making them more susceptible to electromagnetic interference(EMI) from nearby motor drivers, switched power supplies, and PWM signals.
- **Motor environment** : The STAR robot runs 4 brushed DC motors with H - bridge drivers(DRV8243S).PWM switching at 20 kHz generates significant EMI that can couple into SPI traces.

STAR's SPI protection stack:

1. **CRC - 32** : Detects corruption(every frame) .
2. **FEC encoding** : Adds redundancy (rate 1/2 convolutional code).
3. **ACK / NACK** : Requests retransmission if FEC cannot correct.
4. **Chase Combining** : Accumulates soft bits across retransmissions.
5. **Viterbi decoding** : Finds most likely original data from combined soft bits.

10.4.9 Protocol Composition Hierarchy

The following table summarizes which protocol mechanisms are active on each transport :

Table 57: Protocol Mechanisms by Transport

Mechanism	USB CDC	SPI	Rationale
CRC - 32(application)	✓	✓	End - to - end integrity on both paths
Sequence tracking	✓	✓	Duplicate / ordering detection
ARQ(ACK / NACK)		✓	SPI has no built - in retry
FEC(convolutional)		✓	SPI has no built - in error correction
Viterbi decoding		✓	Decodes FEC - encoded data
Chase Combining		✓	Improves retransmission success
Hardware CRC - 16	✓		USB hardware provides this
Hardware bulk retry	✓		USB hardware provides this
sendMutex	✓	✓	Atomic sequence + send
Send timeout	✓		Prevents blocking on USB disconnect

10.4.10 Module Map

The following table maps each protocol concept to its implementation in both the Go gateway and the C firmware :

Table 58: Protocol Implementation Module Map

Concept	Go(Gateway)	C(RX72N)
CRC - 32	<code>internal / frame /</code>	<code>libs / rx_crc / (HW - accelerated)</code>
Frame encode / decode	<code>internal / frame /</code>	<code>libs / rx_frame /</code>
FEC encoder	<code>internal / fec / convolutional.go</code>	<code>libs / rx_fec /</code>
Viterbi decoder	<code>internal / fec / viterbi.go</code>	<code>libs / rx_fec /</code>
Chase Combiner	<code>internal / fec / combiner.go</code>	<code>libs / rx_harq /</code>
HARQ state machine	<code>internal / link / spi.go</code>	<code>libs / rx_spi_link /</code>
CDC link(lightweight)	<code>internal / link / cdc.go</code>	<code>libs / rx_usb_comm /</code>
SPI raw transport	<code>internal / transport / spi.go</code>	<code>libs / rx_spi_comm /</code>
USB raw transport	<code>internal / transport / cdc.go</code>	<code>libs / rx_usb_comm /</code>
Session state	<code>internal / manager / session.go</code>	<code>libs / rx_session /</code>
Transport manager	<code>internal / manager / manager.go</code>	<code>libs / rx_comm_manager /</code>

10.5 Command Flow(Downward : UI to Motor)

The following steps trace a velocity command from the user interface down to the motor driver :

1. UI sends JSON over WebSocket to Gateway(: 8080) .
2. Gateway `GatewayService` caches the `VelocityCommand( mutex - protected )` .
3. ROS2 bridge polls `GetTeleopCommand()` at 50 Hz via gRPC .
4. Gateway `MotorControlService.SetVelocity()` serializes with `proto.Marshal()` .
5. `SPILink.Send()`(or `CDCLink.Send()`) wraps in frame : SYNC + header + CRC - 32.
6. Transmit over active transport(USB CDC or SPI).
7. RX72N : `rx_comm_manager` validates CRC, dispatches to callback.

8. `comm_task`(ThreadX priority 5, 100 Hz)cascade - decodes : tries `rx_nanopb_decode_velocity_request()`, then `rx_nanopb_decode_estop_request()`.
9. On success : builds `motor_command_t`, writes to `shared_data`(mutex + event flag).
10. `motor_control_task`(priority 8, 250 Hz)wakes on event, runs PID, writes PWM to DRV8243S.

Key Insight : The inner motor control loop(250 Hz) runs at $2.5 \times$ the communication rate(100 Hz), ensuring smooth PID control between incoming commands.ThreadX event flags provide zero - copy, zero - latency signaling between the communication and motor tasks.

10.6 Telemetry Flow(Upward : Sensor to UI)

1. RX72N telemetry task(10 Hz) gathers encoder, IMU, and battery data.
2. `rx_nanopb_encode_telemetry()` serializes the data; frame + CRC-32 applied.
3. Transmit over active transport (best-effort, no `REQUIRES_ACK` for telemetry).
4. Gateway dispatcher (100 Hz loop) decodes frame, validates CRC, routes to `TelemetryService`.
5. `GatewayService` caches data; ROS2 bridge publishes to `/telemetry/*` topics.
6. WebSocket streams to UI clients.

10.7 Frame Protocol Summary

The wire format is shared across both transports. Full specification is in Section ??.

Table 59: Frame Wire Format

SYNC	SEQ	LEN	TYPE	FLAGS	PAYLOAD	CRC-32
2 B	2 B	2 B	1 B	1 B	0–1024 B	4 B

Table 60: Frame Type Definitions

Value	Name	Description
0x00	PING	Heartbeat request
0x01	PONG	Heartbeat response
0x10	COMMAND	Command frame carrying protobuf messages
0x11	RESPONSE	Response frame carrying protobuf messages
0x12	ACK	Acknowledgment (SPI HARQ protocol)
0x13	NACK	Negative acknowledgment (SPI HARQ protocol)
0xFE	RESET_ACK	Acknowledgment of session reset
0xFF	RESET	Request to reset session (synchronize sequences)

10.7.1 Frame Flags

Frame flags are bitfield values in the FLAGS byte of the header. Multiple flags can be combined:

Table 61: Frame Flag Definitions

Bit	Name	Description
0	REQUIRES_ACK	Sender expects ACK/NACK response (SPI HARQ only)
1	FEC_ENABLED	Payload is FEC-encoded (convolutional rate 1/2)
2	RETRANSMIT	This frame is a retransmission (not first attempt)
3	SOFT_NACK	NACK was triggered by soft-decision failure, not hard CRC

See Section ?? for the full frame specification including byte ordering, CRC polynomial, and cross-compatibility test vectors.

10.8 Reliability: SPI HARQ Send/Receive Paths

10.8.1 SPI Send Path (HARQ)

When the gateway sends a command over SPI, the following pipeline executes:

1. `SPILink.Send()` acquires the send mutex (atomic sequence assignment).
2. Payload is FEC-encoded: convolutional encoder produces $2\times$ the input size.
3. Frame is built: SYNC + header (with `REQUIRES_ACK` and `FEC_ENABLED` flags) + encoded payload + CRC-32.
4. Frame is transmitted over SPI via `transport.Send()`.
5. `SPILink` starts a 10 ms ACK timer and waits.
6. If ACK received: success, return to caller.
7. If NACK received or timeout:
 - (a) Increment retry counter.
 - (b) Set `RETRANSMIT` flag in header.
 - (c) Retransmit the same encoded frame.
 - (d) Wait for ACK again (up to 3 total attempts).
8. After 3 failures: return error, trigger health monitor.

10.8.2 SPI Receive Path (Chase Combining + Viterbi)

When the RX72N receives a frame on SPI:

1. `rx_spi_link_receive()` reads raw bytes from `rx_spi_comm`.

2. If `FEC_ENABLED` flag is set:

- (a) Convert raw bytes to soft bits: each byte produces 8 soft bits using MSB-first extraction, mapping hard 0 $\rightarrow$ -127 and hard 1 $\rightarrow$ $+127$.
- (b) Feed soft bits to `rx_harq_decode()`.
- (c) If `RETRANSMIT` flag is set, the HARQ module performs Chase Combining: adds new soft bits to the accumulator from the previous attempt, then clamps to $[-127, +127]$.
- (d) Run Viterbi decoder on the combined soft bits.
- (e) Check decoded CRC:
 - CRC valid $\rightarrow$ send ACK, deliver decoded payload to application.
 - CRC invalid $\rightarrow$ send NACK, keep accumulator for next retry.

3. If FEC disabled: standard CRC-32 validation only.

10.8.3 USB CDC Path: No HARQ

USB CDC does not require application-level HARQ. The USB hardware provides CRC-16 on every packet and automatic bulk retry on error, making ARQ and FEC redundant. The `CDCLink` implementation (`internal/link/cdc.go` and `libs/rx_usb_comm/`) contains **zero references** to HARQ, FEC, Viterbi, or Chase Combining code.

10.9 Safety Features

- **Communication watchdog (500 ms):** The RX72N triggers an emergency stop if no valid frame is received within 500 ms, ensuring the robot halts on link failure.
- **Duplicate detection:** Shared `SessionState` sequence numbers detect and discard duplicate frames across both transports.
- **CRC-32 (IEEE 802.3):** Every frame is protected by CRC-32, hardware-accelerated on the RX72N CRC Calculator peripheral.
- **Failover continuity:** Shared `SessionState` prevents sequence desynchronization during USB $\leftrightarrow$ SPI failover.
- **Atomic sequence assignment:** A `sendMutex` ensures that sequence number assignment and frame transmission are atomic, preventing out-of-order frames from concurrent goroutines.

Important: The 500 ms communication watchdog is the last line of defense. If all transports fail and no valid frame arrives within this window, the RX72N immediately disables all motor outputs and enters the emergency stop state. Recovery requires an explicit reset command after communication is restored.

10.10 Latency Budget

Table 62: Latency Budget: Transport to Motor Control

Stage	Time
SPI ISR frame reception	~5 μ s
Frame reassembly + CRC validation	~50 μ s
Comm manager dispatch	~5 μ s
nanopb protobuf decode ¹	~15 μ s
Protobuf validation + processing	~100 μ s
<code>shared_data</code> mutex update	~7 μ s
ThreadX scheduling overhead	~18 μ s
ThreadX context switch (priority 5 $\rightarrow$ 8)	~50 μ s
Motor control task wakeup	~50 μ s
PID control update	~20 μ s
Total (transport to motor)	~320 μs
End-to-end (WebSocket to motor)	~10–20 ms

The firmware-side processing ($\sim 320 \mu\text{s}$) is dominated by CRC validation and the ThreadX context switch. The end-to-end latency is governed by network round-trip time and gRPC serialization on the RPi5 side.

10.11 Cross-References

- **Section ??** (01_nanopb_protocol.tex): Full frame specification, HARQ protocol details, CRC-32 implementation, and memory budget
- **Section 6** (07_gateway_architecture.tex): Gateway service architecture, gRPC service definitions, and directory structure
- **Section ??** (09_usb_cdc_protocol.tex): USB CDC transport details, descriptor hierarchy, bulk transfer protocol, and heartbeat mechanism
- **Section ??** (13_transport_failover.tex): Auto fallback, hot switching, health monitoring, and failover timing
- **Section ??** (14_dual_channel_arbitration.tex): How the RX72N handles simultaneous data on both channels
- **ADR-001**: HARQ architectural decision record — rationale for convolutional coding, Chase Combining strategy, and phased implementation plan


¹This timing represents the pure nanopb decode operation (`pb_decode()`). The total `comm_task` processing time documented in `comm_task.c` (~200 μ s for `SetVelocityRequest`) includes additional overhead from cascade decoding (trying multiple message types), protobuf field validation, and motor command structure population. The breakdown shown in this table isolates individual component timings for latency analysis. Measurements obtained at 240 MHz with -O2 optimization using RX72N cycle counter.

11 Transport Failover and Hot Switching

This section documents how the STAR gateway automatically detects transport failures, switches between USB CDC and SPI, recovers when a failed transport comes back online, and maintains communication continuity throughout.

11.1 Architecture Overview

The gateway's `TransportManager` (`internal/manager/manager.go`) orchestrates all failover logic. It maintains exactly **one active transport** at any time and proxies all `Send()`/`Receive()` operations through it. The RX72N firmware is a **passive listener** — it does not participate in transport selection decisions.



Key Insight : The gateway sends on exactly one transport at a time .It never sends the same command on both USB and SPI simultaneously .The RX72N firmware listens on both channels but the gateway's single-active-transport design means only one will have data at any given moment (except during brief failover transitions).

11.2 Priority System

Each transport is registered with a numeric priority.Higher values indicate preferred transports :

Table 63: Transport Priority Configuration

Transport	Priority	Role	Rationale
USB CDC	10	Primary	Lower latency, hardware CRC, no HARQ overhead
SPI	5	Backup	Always available, full HARQ protection

Priority rules:

1. At startup, the transport with the highest priority that is healthy becomes active.
2. If the active transport fails, switch to the highest - priority healthy alternative.
3. If a higher - priority transport recovers, switch back to it(after damping period).
4. Priority values are constants defined at compile time, not configurable at runtime.

11.3 Dual - Detection Heartbeat

The heartbeat system uses two independent mechanisms to detect transport failures. This provides both fast failure detection (implicit) and explicit liveness checking (PING / PONG) .

11.3.1 Implicit Heartbeat(200 ms Timeout)

Any valid frame received on a transport resets that transport's implicit heartbeat timer. If no frame arrives within 200 ms, the transport is considered unhealthy.

- **Timer reset** : Every valid frame (COMMAND, RESPONSE, TELEMETRY, PONG, ACK) resets the timer.
- **Timeout**: 200 ms with no frames → mark transport as **degraded** .
- **No extra traffic** : Piggybacked on existing data flow. In normal operation at 100 Hz (10 ms between frames), the implicit timer never fires.
- **Fast detection** : If the USB cable is unplugged mid - stream , detection occurs within 200 ms.

11.3.2 Explicit Heartbeat (1 s PING/PONG)

When the link is idle (no data frames for 1 second), the gateway sends a PING frame and expects a PONG response within 200 ms.

- **PING interval**: Sent after 1 second of idle (no other frames sent or received).
- **PONG timeout**: 200 ms. If no PONG arrives, the transport is marked unhealthy .
- **Purpose** : Detects silent failures where the physical connection exists but the remote device is unresponsive (e.g., firmware crash, watchdog reset) .
- **Frame types** : PING = 0x00, PONG = 0x01 (see frame type table in Section refsec : communication - stack) .

Why two mechanisms ?

- **Implicit** catches failures during active communication (fast : 200 ms) .
- **Explicit** catches failures during idle periods (slower : 1 s + 200 ms) .
- Neither generates unnecessary traffic alone. Combined, they cover all scenarios.

11.4 Health Monitoring

The HealthMonitor(`internal / manager / health_monitor.go`) runs a background goroutine that periodically probes **inactive** transports to detect when they recover . It does not interfere with the active transport.

11.4.1 Health Thresholds

A transport is considered unhealthy if **any** of the following conditions are met :

Table 64: Health Monitoring Thresholds

Metric	Threshold	Detection Method
Consecutive failures	≥ 3	Send or receive returns error 3 times in a row
Average latency	> 200 ms	Exponential moving average of round - trip times
Packet loss rate	$> 10\%$	Sliding window over recent operations

11.4.2 Probing Inactive Transports

The health monitor checks inactive transports every 5 seconds (configurable via `HealthCheckInterval`):

1. Select all transports that are **not** the currently active transport.
2. For each inactive transport, send a PING and wait for PONG.
3. If PONG received within timeout: mark transport as healthy, record recovery timestamp.
4. If probe fails: keep transport marked as unhealthy.
5. If a recovered transport has **higher priority** than the current active transport, trigger failover (subject to damping window).


11.5 Failover State Machine

The `TransportManager` operates as a state machine with the following states :

Table 65: Transport Manager States

State	Constant	Description
Active USB	<code>StateActiveUSB</code>	USB CDC is the active transport, SPI is standby
Active SPI	<code>StateActiveSPI</code>	SPI is the active transport, USB is unavailable or unhealthy
Degraded	<code>StateDegraded</code>	Active transport is unhealthy but no better alternative exists
Failed	<code>StateFailed</code>	No healthy transports available

11.5.1 State Transitions



11.6 Smart Drain

When switching away from a transport, the gateway uses “smart drain” to handle in-flight frames gracefully:

- **Hard failure (IO error, disconnect):** Skip drain entirely. Switch immediately. In-flight frames are lost but speed is critical — the motor control loop cannot afford a 500 ms pause.
- **Graceful degradation (high latency, packet loss):** Wait up to 500 ms for in-flight frames to complete before switching. This avoids losing frames that are nearly delivered.

Failover timing with smart drain:

Table 66: Failover Timing by Failure Type

Failure Type	Detection	Total Failover Time
USB cable unplugged	~200 ms(implicit timeout)	< 300 ms(no drain)
USB device hang	~1 .2 s(PING timeout)	< 1.5 s(no drain)
High latency	~200 ms(threshold)	< 700 ms(500 ms drain)
RX72N firmware crash	~1 .2 s(PING timeout)	< 1.5 s(no drain)

Important : The RX72N’s 500 ms communication watchdog monitors *total* communication silence across all transports, not individual transport health. During failover, the gateway completes the transport switch (pause → drain → activate standby) and resumes sending on the new transport. Worst-case timing:

- **Hard failure**(cable pull, IO error) : < 300 ms(no drain, immediate switch)
- **Graceful / timeout** : < 700 ms(500 ms drain + 200 ms switch overhead)
- **Silent failure**(PING timeout) : Up to 1.5 s detection + switch time

For silent failures exceeding 500 ms, the RX72N watchdog **will trigger**, initiating safe motor shutdown. The gateway detects this via health monitoring and resumes communication on the new transport. This is the intended fail - safe behavior : motor safety takes precedence over seamless failover.

11.7 Shared SessionState(Preventing the Handoff Problem)

The “Handoff Problem” occurs when two transports maintain separate sequence counters :

1. Gateway sends frames 1 –100 over USB(USB sequence = 100, SPI sequence = 0) .
2. USB fails. Gateway switches to SPI.
3. If SPI has its own counter starting at 0, the RX72N sees sequence “jump” from 100 to 0.
4. The RX72N rejects frame 0 as a duplicate(already seen sequence 0 from USB earlier) .
5. **Result :** Total communication failure after failover.

Solution : Both transports share a single `SessionState` object that owns the TX and RX sequence counters :

```

1      SessionState struct {
2          mu sync.Mutex txSequence uint16 // Shared TX counter (both USB and SPI)
3          rxSequence uint16              // Shared RX counter (both USB and SPI)
4          gapMax uint16 // Maximum acceptable sequence gap (default: 10)
5      }
6
7      func(s *SessionState) NextTxSequence() uint16 {
8          s.mu.Lock() defer s.mu.Unlock() seq := s.txSequence s.txSequence++
9          return seq
10     }
```

Listing 25: Shared SessionState(manager / session.go)

After failover : Gateway sends frames 1 –100 over USB, then frame 101 over SPI. The RX72N sees a continuous sequence regardless of which physical transport delivered it .

11.7.1 Gap Tolerance

The shared `SessionState` accepts sequence gaps of up to 10 frames(`gapMax = 10`) . This handles :

- **Rare USB packet loss :** A frame lost during transmission creates a gap of 1. The next frame(sequence $N + 1$) is accepted despite the missing N .
- **Failover transitions :** During the switch, 1 –3 frames may be in - flight on the old transport and never delivered . The new transport picks up at the next sequence number .

- **Duplicate rejection** : Frames with sequences $\leq$ the last accepted sequence are rejected as duplicates(prevents replay) .

11.8 USB Hot - Plug Detection

The gateway uses Linux `inotify` to detect USB device attach / detach events in real time, without polling :

- **Watch path**: `/ sys / bus / usb / devices`(Linux sysfs)
- **Events**: `IN_CREATE`(device attached), `IN_DELETE`(device removed)
- **Latency** : Near - instant(< 50 ms from physical plug / unplug to software notification)
- **Filter** : Only reacts to changes matching the RX72N's USB VID/PID (045B:0261, Renesas RX)

Hot - plug flow:

1. USB cable plugged in $\rightarrow$ `inotify` fires `IN_CREATE`.
2. Hotplug detector opens `/ dev / ttyACM0`, creates USB transport and CDC link .
3. Registers new transport with `TransportManager`(priority 10) .
4. If USB has higher priority than current transport $\rightarrow$ switch to USB .
5. USB cable unplugged $\rightarrow$ `inotify` fires `IN_DELETE` .
6. Hotplug detector notifies `TransportManager` $\rightarrow$ immediate failover to SPI.

11.9 Failback Damping(30 - Second Cooldown)

When a previously failed transport recovers, the gateway does **not** switch back immediately. A 30-second damping window prevents rapid oscillation (“flapping”) between transports:

- **Scenario**: USB fails, gateway switches to SPI. USB recovers 2 seconds later.
- **Without damping**: Gateway immediately switches back to USB. If USB is intermittent, it fails again 1 second later. Gateway switches to SPI again. This “flapping” disrupts communication.
- **With damping**: Gateway records the USB recovery timestamp. Waits 30 seconds. Only if USB has been continuously healthy for 30 seconds does the gateway switch back.

Damping parameters:

Table 67: Failback Damping Parameters

Parameter	Value	Description
Damping window	30 s	Minimum healthy duration before failback
Health check rate	5 s	How often inactive transports are probed
Recovery condition	6 consecutive healthy probes	$6 \times 5 \text{ s} = 30 \text{ s}$ of health

11.10 Reset Handshake(Gateway Restart Recovery)

When the gateway restarts(process crash, reboot, update), the RX72N may still be running with sequence counters at, say, 5000. The restarted gateway's counters start at 0. Without synchronization, the RX72N would reject all frames as out-of-sequence.

Three - way reset handshake:

1. **Gateway** → **RX72N** : Send RESET frame(type 0xFF) .
2. **RX72N** → **Gateway** : Respond with RESET_ACK frame(type 0xFE) .RX72N resets its TX / RX counters to 0.
3. **Gateway** : Receives RESET_ACK, resets its own SessionState counters to 0.
4. Both sides are now synchronized at sequence 0. Normal communication resumes.

Timeout : If no RESET_ACK is received within 500 ms, the gateway retries the RESET frame(up to 3 times) .If all retries fail, the gateway assumes the RX72N is unreachable and enters the StateFailed state.

Important : The reset handshake prevents a “restart deadlock” where the gateway cannot communicate because sequences are mismatched, and the RX72N cannot be told to reset because it rejects the out - of - sequence reset frame.The RESET frame type is handled specially by the RX72N- - it is always accepted regardless of sequence number.

11.11 Firmware Side : Passive Listener

The RX72N firmware does not participate in transport selection.It is a **passive listener** that :

1. Listens on both USB CDC and SPI simultaneously .
2. Accepts valid frames from either channel(validated by CRC - 32 and sequence number) .
3. Does not know or care which transport the gateway considers “active .”
4. Routes all received commands through the same callback(`internal_frame_callback`) .
5. Sends telemetry on whichever channel last received a command(implicit response routing) .

The `rx_comm_manager_poll()` function(`texttrx_comm_manager.c` : 1317) polls both channels sequentially every 10 ms(100 Hz) :

```

1      rx_comm_manager_poll(rx_comm_manager_t * mgr) {
2      /* Poll USB first */
3      rx_err_t usb_err = internal_poll_usb(mgr);
4      /* Poll SPI second */
5      rx_err_t spi_err = internal_poll_spi(mgr);
6      /* Process event queue */
7      internal_process_event_queue(mgr);
8      /* Check heartbeat timers */
9      internal_check_heartbeat(mgr);
10     return received ? k_rx_ok : k_rx_err_timeout;
11 }
```

Listing 26: RX72N Dual - Channel Polling

11.12 Timing Summary

Table 68: Transport Failover Timing Summary

Event	Timing
Implicit heartbeat timeout	200 ms
Explicit PING interval	1 s idle
PING / PONG timeout	200 ms
Health check interval	5 s
Smart drain(graceful)	up to 500 ms
Smart drain(hard failure)	0 ms(immediate)
Failback damping window	30 s
Reset handshake timeout	500 ms per attempt, 3 retries
RX72N comm watchdog	500 ms
USB hot - plug detection	< 50 ms
Worst - case failover(cable pull)	< 300 ms
Worst - case failover(silent)	< 1.5 s

11.13 Cross - References

- **Section ??** : Protocol stack, HARQ details, frame format
- **Section ??**: How the RX72N handles simultaneous data on both channels
- **Section 6**: Gateway service architecture and directory structure
- **Section ??**: USB CDC transport details
- `star-gateway/internal/manager/manager.go`: TransportManager implementation
- `star-gateway/internal/manager/heartbeat.go`: Dual-detection heartbeat
- `star-gateway/internal/manager/health_monitor.go`: Health probing for inactive transports
- `star-gateway/internal/manager/hotplug_detector.go`: USB inotify-based hot-plug detection
- `star-gateway/internal/manager/session.go`: Shared SessionState

```

=====
=====

```

12 Dual - Channel Arbitration on the RX72N

This section documents how the RX72N firmware handles the case where data arrives on both USB CDC and SPI simultaneously, what ordering guarantees exist, and why the architecture prevents conflicts .

12.1 The Question

The RX72N listens on both USB CDC and SPI at all times .What happens if frames arrive on both channels at the same time, potentially carrying different data ?

12.2 Gateway Guarantee: Single Active Transport

Under normal operation, this scenario **cannot occur** because the gateway's TransportManager maintains exactly one active transport:

```

1          Send(ctx context.Context, data[] byte, ...)
2          error {
3      tm.mu.RLock() active := tm.activeTransport // Only ONE transport
4          activeName
5          := tm.activeTransportName tm.mu.RUnlock()
6
7          if active ==
8              nil{return errors.New("no active transport available")}
9
10         err := active.Send(ctx, data, p...) // Send on THAT one only
11                                             // ...
12     }
```

Listing 27: Gateway sends on ONE transport only(manager.go)

The gateway **never** sends the same command on both USB and SPI simultaneously.It selects one(USB preferred, priority 10) and sends exclusively on that.

12.3 When Overlap Can Occur

Despite the single - active - transport guarantee, brief overlap is possible during failover transitions :

1. **In - flight frame during failover :** Frame N was transmitted on USB and is still being processed by the USB hardware when the gateway detects a failure and switches to SPI.Frame $N + 1$ is sent on SPI.The RX72N receives both frames in the same 10 ms poll cycle.
2. **Telemetry crossing :** The RX72N sends telemetry on USB(because the last command came from USB), while the gateway has already switched to SPI and sends a new command on SPI .The firmware receives the SPI command while USB telemetry is outgoing.

12.4 Sequential Polling : USB First, Then SPI

The `rx_comm_manager_poll()` function processes channels **sequentially**, not in parallel.There is no race condition because the entire function runs in a single thread(`comm_task`, ThreadX Priority 5, 100 Hz) :

```

12     rx_comm_manager_poll(rx_comm_manager_t * mgr) {
13     bool received = false;
14
15     /* Step 1: Poll USB channel */
16     rx_err_t usb_err = internal_poll_usb(mgr);
17     if (usb_err == k_rx_ok) {
18         received = true; // USB frame processed
19     }
20
21     /* Step 2: Poll SPI channel */
22     rx_err_t spi_err = internal_poll_spi(mgr);
23     if (spi_err == k_rx_ok) {
24         received = true; // SPI frame processed
25     }
26
27     /* Step 3: Process event queue */
28     internal_process_event_queue(mgr);
29
30     /* Step 4: Check heartbeat timers */
31     internal_check_heartbeat(mgr);
32
33     return received ? k_rx_ok : k_rx_err_timeout;
34 }


```

Listing 28: Sequential channel polling(rx_comm_manager_poll)

Ordering guarantee : Within any single poll cycle, USB is always processed before SPI. This is deterministic and repeatable.

12.5 Frame Processing Pipeline

Both `internal_poll_usb()` and `internal_poll_spi()` follow the same pipeline :



12.6 Last Writer Wins

Both frames call `shared_data_set_motor_command(& cmd)`, which is mutex - protected. Since the two calls execute sequentially (not concurrently), the second call **overwrites** the first :

1. USB frame arrives → `shared_data_set_motor_command()` writes motor velocities from USB frame.
2. SPI frame arrives → `shared_data_set_motor_command()` **overwrites** with motor velocities from SPI frame.
3. Motor task wakes up → reads the **SPI frame's data** (the last one written).

The SPI command wins because it is polled second. The USB command is effectively superseded.

12.7 Why This Is Correct During Failover

During a failover, the overlap works **correctly** because the gateway uses shared `SessionState` sequence numbers:

1. The gateway increments the sequence number for each `Send()` call (shared counter).
2. Frame N goes out on USB (the old transport).
3. Frame $N + 1$ goes out on SPI (the new transport).
4. The RX72N processes USB (N) first, then SPI ($N + 1$) second.
5. The motor task gets frame $N + 1$, which is the **newer** command.
6. This is the correct behavior — the motor should execute the most recent command.

Key Insight : The “last writer wins” semantics combined with sequential polling(USB before SPI) and monotonically increasing sequence numbers guarantee that the motor task always receives the most recent command, even during transport failover.

12.8 Sequence Validation

The shared `rx_session` module on the RX72N validates every received sequence number :

- **Duplicate detection :** If the same sequence number is received twice (e.g., frame retransmitted on both channels), the second copy is rejected by `rx_session_validate_rx()`.
- **Gap tolerance :** Sequence gaps of up to 10 frames are accepted (see Section 11.7). This handles frames lost during failover.
- **Wraparound:** 16 - bit sequence numbers wrap from 65535 to 0. The validation logic handles this correctly.

12.9 Channel Parameter(Currently Unused)

The `internal_handle_command_frame()` function receives a `channel` parameter indicating whether the frame arrived on USB or SPI :

```

1  internal_handle_command_frame(rx_comm_channel_t channel,
2                                const rx_frame_t *frame) {
3  (void)channel; // Currently unused
4                // ... decode protobuf, update shared_data ...
5  }
```

Listing 29: Channel parameter in command handler(`internal_handle_velocity_request`)

The channel parameter is currently cast to `void` (unused). A future enhancement could use it to:

- Route response/telemetry back on the same channel that sent the command.
- Log which channel is actively receiving commands for diagnostics.
- Implement channel-specific command filtering (e.g., only accept emergency stop from USB).

12.10 Communication Watchdog Interaction

The 500 ms communication watchdog(`shared_data_update_last_comm_tick()`) is updated on every valid frame from either channel :

```

6         internal_frame_callback(rx_comm_channel_t channel,
7                                 const rx_frame_t *frame, void *ctx) {
8     (void)ctx;
9     if (frame == nullptr) {
10         return;
11     }
12
13     /* Update watchdog on ANY valid frame from ANY channel */
14     shared_data_update_last_comm_tick();
15
16     switch (frame->header.type) {
17     case k_frame_type_command:
18         internal_handle_command_frame(channel, frame);
19         break;
20         // ...
21     }
22 }
```

Listing 30: Watchdog update on any frame(`internal_update_watchdog`)

This means :

- During failover, if USB stops sending but SPI starts, the watchdog is still satisfied.
- The 500 ms timer only triggers emergency stop if **both** channels are completely silent .
- A single valid frame on either channel resets the watchdog and prevents emergency stop.

12.11 Summary: Dual - Channel Behavior Matrix

Table 69: RX72N Behavior for Dual-Channel Scenarios

Scenario	What Happens	Result
Normal operation	Gateway sends on ONE channel only	Single frame per cycle
Failover overlap	Both channels have data	USB processed first, SPI overwrites (newer command = correct)
Duplicate frame	Same sequence on both channels	Sequence validation rejects second
Different senders	Cannot happen (single gateway)	Architecture prevents this
All channels silent	No frames for 500 ms	Emergency stop triggered
One channel fails	Other channel still delivers frames	Watchdog still satisfied

12.12 Cross - References

- **Section ??** : Protocol stack, frame format, CRC validation
- **Section 11** : Transport failover, health monitoring, shared SessionState
- `e2 - studio - star - rx72n - firmware / libs / rx_comm_manager / src / rx_comm_manager.c`
: Dual - channel polling implementation
- `e2 - studio - star - rx72n - firmware / src / tasks / comm_task.c` : Frame callback,
command dispatch, watchdog update
- `star - gateway / internal / manager / manager.go` : Single - active - transport guarantee