Department of Computer Science National Tsing Hua University CS4100 Computer Architecture Midterm, Nov.15, 2021 13:20-15:10 PM

(15%)1.

15

(5%) Let a processor A take 0.45 sec to complete a program. There are 6  $\times~10^9$  instructions in this program and the average CPI is 1.5. What is (a) the clock rate of processor A in MHz?

(5%) You are going to enhance the computer, and there are two possible improvements: either make multiply instructions run four times faster or (b) make memory access instructions run two times faster. You repeatedly run a program 100 seconds. Of this time, 20% is used for multiplication, 50% for memory access instructions, and 30% for other tasks. What will the speedup be if you improve only multiplication?

(5%) Is it possible to have 1.5 speedup of processor A if you improve (c) only memory access? Why?

(20%) Consider the following I-type instruction. Let \$17 = 0x000003A4, \$18 =2. 0x000004F6 (in base 16) and A= -10 (in base 10).

31	opcode opcode	26 25	rs 1	21 20	rt	16 15	immediate A	0
L	meanle	۷ ۲					000100 16:4:0	o bu

Let the above instruction is located at address 0x1000010C. If it is a bne (a) instruction, what is the address of target instruction? 0x0000384

If the above instruction is an addi instruction, what value is stored in \$18 (b) after the instruction is executed?

For R-type instruction, why is 5-bit used for the field of shamt?

Let the program counter (PC) be 0x40000200 now. Is it possible to use jump (c) (d) instruction in MIPS to jump to the address of 0x60003000 and Why?

(10%) You wish to write a subroutine named FOO. \$a0 is already used in the caller routine and the caller needs to pass its one argument by this register. Moreover, caller will use registers \$12 when the subroutine returns and callee will use \$5). Write MIPS code segments for caller and callee, respectively, to save register values in activation record.

(8%) MIPS does NOT provide branch instructions such as blt (branch if less 4. than), bgt (branch if greater than), ble (branch if less and equal than) and bge (branch if greater and equal than). But we can use instructions such as beq, bne and slt in MIPS to execute the above four instructions. Please match (A) to (D) with the following instruction sequences (1) to (4).  $51 \le 52$ 

51<52 (A) blt \$s1, \$s2, L (B) bgt \$s1, \$s2, L (C) ble \$s1, \$s2, L (D) bge \$s1, \$s2, L

(2) slt \$t0, \$s1, \$s2 slt \$t0, \$s1, \$s2 51 = 52 beq \$t0, \$zero, L bne \$t0, \$zero, L

(4) slt \$t0, \$s2, \$s1 (3) slt \$t0, \$s2, \$s1 bne \$t0, \$zero, L beq \$t0, \$zero, L

5. (15%) Adder design. Let p<sub>i</sub>, g<sub>i</sub> be computed in one gate delay.

(a) (3%) Design a carry look-ahead adder. Please give the logic equation of pi (propagate term) and gi (generate term). Given cin0, p0, g0, p1, g1, p2, g2, p3, g3. Give the equation to produce cout3.

- (b) (9%) Compute the gate delay of cout<sub>30</sub> for the following 32 bits adder:
  - i. Carry ripple adder
  - ii. Cascaded carry look-ahead adder with a block of 8 bits
- iii. Multilevel carry look-ahead adder with a block of 8-bit and 2 level
- (c) (3%) We know that Pi and Gi to each block are produced from the bottom to the top of the tree while carry bits are produced from the top to the bottom. Given cin<sub>0</sub>, cin<sub>k</sub> must be produced before cout<sub>30</sub> be produced. What are the values of k?
- 6. (10%) Let a, b, c be three 8-bit operands to a carry save adder and their values be  $a = 01000\overline{110}$ , b = 11001110 and c = 01101011. (5%) What are the two outputs of this carry save adder? (5%) Given the above carry save adder as basic building block, please show the block diagram of  $16 \times 16$  Wallace-tree multiplier with minimum delay.
- 7. (10%) Let a single precision floating point number be represented as 32 bits, where bit 31 is a sign-bit, bits 30 to 23 represent the exponent, bit 22 to 0 the significant, bias 127 for exponent and hidden 1 are used (IEEE 754).
  - (a) By the above IEEE 754, how to represent a decimal number -36.1875.
  - (b) What is the largest number represented (IEEE 754) in binary?

8. (12%) There are four design principles:1. Simplicity favors regularity, 2. Smaller is faster, 3. Make the common case fast, 4. Good design demands good compromise. Please give one design example of MIPS instruction for each of the principle.

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20

-1,361875 × 20