Computer Architecture

Fall, 2022 Week 14 2021.09.26

組別	•	簽名:	

[Group10]

Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of 32-bit memory address references, given as word addresses.

3, 180, 43, 2, 191, 88, 190, 14, 181, 44, 186, 253

For each of these references, identify the binary word address, the tag, the index, and the offset given a direct-mapped cache with two-word blocks and a total size of eight blocks. Also list if each reference is a hit or a miss, assuming the cache is initially empty.

| tag | nhits | index | 3lits | block | offset | lits | 8 | block | 3 | index |

2 word > 1 offset

empty.	tag 4bits	index	3bits block offse	t 1bits
3->0000 0011	0000	00 1	1	M
180 -> 1011 0100	1011	010	D	M
43 → 0010 loll	0010	101	1	<u></u> М
2 -> 0000 0010	0000	001	٥	Н
191-21011 1111	1011	[1]	1	M
88-0010 1000	0101	100	D	М
190-1011 1110	1011	117	D	Н
14 -> 0000 1110	0000	11.7	Ò	М
18/-> 101/ 010/	1011	010	l	Н
44-20010 1100	00l0	110	D	M
1867 1011 1010	1011	101	O	M
253 - 1111 1101	1111	110	1	M


[Group11]

Given the following code snippets, select the one that has better performance and explain why.

1. Suppose the 2d-array x is in row major order (x[i] [j] and x[i] [j+1] is adjacent)

```
(a)
                                            (a) row major order
     for (i = 0; i < 5000; i = i + 1){
                                                the row would be loaded into page
           for (j = 0; j < 100; j = j + 1){
                                                then accessing same row gives higher performance
                 x[i][j] = 2*x[i][j];
                                                > spacitul locality
           }
     }
(b)
     for (j = 0; j < 100; j = j+1){
           for (i=0; i<5000; i=i+1){
                 x[i][j] = 2*x[i][j];
           }
     }
```

2. NxN Matrix Multiplication (N=9)




```
r = r + y[i][k] * z[k][j];
}
x[i][j] = x[i][j] + r;
}
}
}
```

[Group7]

Please answer the following questions using the caches with the following property respectively:

- i. 32 bytes per block, 256 blocks in a cache
- ii. 16 bytes per block, 1024 blocks in a cache
- iii. 128 bytes per block, 128 blocks in a cache
- 1. Subdivide the memory address for a 32-bit word into tag, index, and offset.
- 2. What does $34464_{(10)} = 86A0_{(16)}$ map with the above caches?



[Group3]

- $\sqrt{}$ (A) DRAM is slow but cheap and dense; SRAM is fast but expensive, not very dense.
 - (B) Cache is the component with the highest level in the memory hierarchy.
- √ (C) The main reason we need cache is the performance gap between Memory and CPU
- $\sqrt{}$ (D) SRAM is faster than DRAM , and both of their access time for all locations are the same (random access)
- (E) If cache has 64 blocks and each blocks have 16 bytes/block. The cache block number which addresses 1200 map is $001011_2 = \frac{1200}{16} = 75$
- √ (F) SRAM and DRAM are both volatile memories.
 - (6) For upper level, DRAM is a better choice than SRAM because upper level needs to be faster and smaller.
 - The direct map cache, if we access to a location in cache with valid bit = 1, there is no cache miss.

[Group5]

- 1. Please choose the correct answer. (If it is wrong, please provide reasons.)
- (A) Although DRAM needs to be refreshed to prevent data missing, it's cheaper and faster than SRAM.
- $\sqrt{(B)}$ Loop is an example of Temporal locality.
 - The unit of swapping data between Cache and Memory is Blocks, and is managed by the OS. hardware
 - (B) we need to save the full address of tag in Cache. 尽更存 high order bit
- $\sqrt{(E)}$ write buffer is FIFO.
- $\sqrt{\mbox{(F)}}$ the larger block size of cache, the larger miss penalty.

[Group 6]

In a fixed-sized cache, the larger the block size is, the lower the miss rate will be, because of the Spatial Locality. エー定

- √ b. We can apply some techniques of hash to do the Block Placement.
- Using direct mapping, to know which particular block is stored in a cache location, we also need to store the whole memory address of the block in the Tag file as well as data.

Using direct mapping, for a cache with 32-bits memory address $\sim 2K$ words ~ 1 word per block, there are 20-bits Tag and 10-bits Index in the cache table.

a result fewer blocks

[Group14]

Assuming a cache of 64 blocks with 16 bytes per block, to which block numbers do the following addresses map?

offset = 4 by te/block Index = 6 hits

tag=22 bits

b.
$$876 = 1101101100$$
 $v = 300 = 1101101100$
 $v = 300 = 1101101100$
 $v = 300 = 300$
 $v = 300 = 1101101100$
 $v = 300 = 300$
 $v = 3$

C.
$$4_{(1)} = 0100$$

 $0 \dots 0 | 0 \dots 0 | 0100$ tag = 0 $4/6 = 0 \dots 4$
 $0 \dots 0 | 0 \dots 0 | 0100$ index = 0 $0\% | 16 = 0$