CD4007A Types

CMOS Dual Complementary Pair Plus Inverter


The RCA-CD4007A types are comprised of three n-channel and three p-channel enhancement-type MOS transistors. The transistor elements are accessible through the package terminals to provide a convenient means for constructing the various typical circuits as shown in Fig. 2.

More complex functions are possible using multiple packages. Numbers shown in parentheses indicate terminals that are connected together to form the various configurations listed.

These types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead ceramic flat packages (K suffix), and in chip form (H suffix).

Features:

- Medium-speed operation. . . . tpHL = tpLH = 20 ns (typ.) at CL = 15 pF, + VDD = 10 V
- Low "high" and "low" output impedance.
 500 Ω (typ.) at VDD VSS = 10 V
- Quiescent current specified to 15 V
- Maximum input leakage current of 1 μA at 15 V (full package-temperature range)
- 1-V noise margin (full package-temperature range)





MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE (Tsto)	-65 to +150°C
OPERATING TEMPERATURE RANGE (TA)	
PACKAGE TYPES D, F, K, H	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C
DC SUPPLY-VOLTAGE RANGE, (VDD)	
(Voltages referenced to V _{SS} Terminal)	-0.5 to +15 V
POWER DISSIPATION PER PACKAGE (PD)	
FOR TA = -40 to +60°C (PACKAGE TYPE E)	500 mW
FOR TA = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 m	nW/ ^O C to 200 mW
FOR TA = -55 to +100°C (PACKAGE TYPES D, F, K)	500 mW
FOR TA = +100 to +125°C (PACKAGE TYPES D, F, K) Derate Linearly at 12 ml	W/ ^O C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (ALL PACKAGE TYPES)	100 mW
INPUT VOLTAGE RANGE, ALL INPUTS -0.	5 to V _{DD} +0.5 V
LEAD TEMPERATURE (DURING SOLDERING)	

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79 mm) from case for 10 s max.

CHARACTERISTIC		, K, H ages	E Paci	UNITS	
	Min.	Max.	Min.	Max.	
Supply-Voltage Range (For TA = Full Package Temperature Range)	3	12	3	12	v

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_{A}$ = 25°C, Input t_{r} , t_{f} = 20 ns, C $_{L}$ = 15 pF, R $_{L}$ = 200 k Ω

CHARACTERISTIC	TEST CONDI	ı	D, F, K, Packag		E Package			UNITS	
		V _{DD}	Min.	Тур.	Max.	Min.	Тур.	Max.	
Propagation Delay Time:		5		35	60	-	35	75	
tPLH, tPHL		10		20	40		20	50	0.5
Transition Time;		5		50	75		50	100	
		10		30	40		30	50	ns
Average Input Capacitance, C ₁	Any Inp		5			5		ρF	

Applications:

- Extremely high-input impedance amplifiers
- Shapers
- Inverters

+265°C

- Threshold detector
- Linear amplifiers




Fig. 1 — Minimum and maximum voltage-transfer characteristics for inverter.





Fig. 2 — Typical current and voltage-transfer characteristics for inverter.

CD4007A Types

INPUT VOLTS (VT) Fig. 3 — Typical voltage-transfer characteristics for NAND gate.

STATIC ELECTRICAL CHARACTERISTICS

	Limits at Indicated Temperatures (°C)											
Characteristic	۱	onditi	ons	D, F, K, H Packages E Package						Units		
	Vo	VIN	VDD	-55	+25		+125	-40	+2	+25+8		0
1	(V)		(V)		Тур.	Limit			Тур.	Limit		
Quiescent Device	_	1	5	0.05	0.001	0.05	3	0.5	0.005	0.5	15	
Current:	=	1	10	0.1	0.001	0.1	6	1	0.005		30	μА
ال Max.	-	-	15	2	0.02	2	40	50	0.5	50	500	
Output Voltage	-	5	5				0 Typ.;	0.05 M	ax.			
Low Level VOL	= 1	10	10				0 Тур.;					
High Level	-	0	5		-		4.95 Mi	n.; 5 Ty	/p.			\ \ \
∨он	-	0	10				9.95 Mi	n., 10 T	γp.			
Noise Immunity:	3.6	_	5		1.5 Min.; 2.25 Typ.							
Inputs Low VNL	7.2	-	10		3 Min.; 4.5 Typ.							
Inputs High	1.4	-	5			_	1.5 Min	; 2.25	Тур.			
VNH	2.8	-	10		3 Min.; 4.5 Typ.							
Noise Margin:	4.5	_	5	_	1 Min.							
VNML	9	-	10		1 Min.							
Inputs High	0.5	-	5		1 Min,							
VNMH	1	_	10				1	Min.				
Output Drive Current:												
N-Channel	0.4*	V _i =	5	0.75	1	0.6	0.4	0.35	1	0.3	0.24	
(Sink) IDN Min.	0.5	VDD	10	1.6	2.5	1.3	0.95	1.2	2.5	1	0.8	
P-Channel									f		t —	mA
(Source):	2.5	Vj=	5	-1.75	-4	-1.4	-1	-1.3	_4	-1.1	-0.9	
IDP Min.	9.5	V_{DD}	10	-1.35	-2.5	-1.1	-0.75	-0.65	-2.5	-0.55	-0.45	
Input Leakage Current:	A	ny Inp	out									
ክር/ክብ	-	_	15		±10 ⁻⁵ Typ., ±1 Max.						μΑ	






Fig. 5 — Minimum output p-channel drain characteristics.




Fig. 8 — Typical output n-channel drain characteristics.





Fig. 6 — Typical output p-channel drain characteristics.



Typical voltage-transfer characteristics as a function of temperature. Fig. 9




Fig. 7 - Minimum output n-channel drain characteristics.




Fig. 10 — Typical propagation-delay time vs. load capacitance.

CD4007A Types




Fig. 11 - Typical transition time vs. load capacitance.




Fig. 12 - Maximum propagation-delay time vs. supply voltage.

b) 3-input NOR Gate




Fig. 13 — Typical dissipation characteristics.



a) Triple Inverters




(13,2); (1,11); (12,5,8); (7,4,9)




(1,12,13); (2,14,11); (4.8); (5.9)


c) 3-Input NAND Gate




d) Tree (Relay) Logic




High Sink-Current Driver



High Source-Current Driver



g) High Sink- and Source-Current Driver



(1,5,12); (2,9); (11,4); (8,13,10); (6,3)

h) Dual Bi-Directional Transmission Gating

Fig. 14 — Sample COS/MOS logic circuit arrangements using type CD4007A.




Fig. 15 - Noise-immunity test circuit.




Fig. 16 - Quiescent-device-current test circuit.




Fig. 17 - Input-leakage-current test circuit.