# **3-Digit BCD Counter**

The MC14553B 3-digit BCD counter consists of 3 negative edge triggered BCD counters that are cascaded synchronously. A quad latch at the output of each counter permits storage of any given count. The information is then time division multiplexed, providing one BCD number or digit at a time. Digit select outputs provide display control. All outputs are TTL compatible.

An on-chip oscillator provides the low-frequency scanning clock which drives the multiplexer output selector.

This device is used in instrumentation counters, clock displays, digital panel meters, and as a building block for general logic applications.

#### **Features**

- TTL Compatible Outputs
- On-Chip Oscillator
- Cascadable
- Clock Disable Input
- Pulse Shaping Permits Very Slow Rise Times on Input Clock
- Output Latches
- Master Reset
- Pb-Free Packages are Available\*

#### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Parameter	Symbol	Value	Unit
DC Supply Voltage Range	$V_{DD}$	-0.5 to +18.0	V
Input or Output Voltage Range (DC or Transient)	V <sub>in</sub> , V <sub>out</sub>	-0.5 to V <sub>DD</sub> + 0.5	٧
Input Current (DC or Transient) per Pin	I <sub>in</sub>	±10	mA
Output Current (DC or Transient) per Pin	l <sub>out</sub>	+20	mA
Power Dissipation, per Package (Note 1)	P <sub>D</sub>	500	mW
Ambient Temperature Range	T <sub>A</sub>	-55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Lead Temperature (8–Second Soldering)	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Temperature Derating: Plastic "P and D/DW"

Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ 

Unused inputs  $\stackrel{\cdot}{\text{must}}$  always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




## ON Semiconductor®

#### MARKING DIAGRAMS









A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week G = Pb-Free Package




Figure 1. Block Diagram

#### **ORDERING INFORMATION**

Device	Package	Shipping
MC14553BCP	PDIP-16	25 Units / Rail
MC14553BCPG	PDIP-16 (Pb-Free)	25 Units / Rail
MC14553BDW	SOIC-16	47 Units / Rail

#### **TRUTH TABLE**

	Inp			
Master Reset	Clock	Disable	LE	Outputs
0		0	0	No Change
0	_	0	0	Advance
0	X	1	Х	No Change
0	1		0	Advance
0	1	~	0	No Change
0	0	X	Х	No Change
0	X	X		Latched
0	X	X	1	Latched
1	X	X	0	Q0 = Q1 = Q2 = Q3 = 0

X = Don't Care

# **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

				- 55	s∘ <b>C</b>	25°C		125	°C		
Characteristic	;	Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
V <sub>in</sub> = 0 or V <sub>DD</sub>	"1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	"0" Level	V <sub>IL</sub>	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	Vdc
Output Drive Current ( $V_{OH} = 4.6 \text{ Vdc}$ ) ( $V_{OH} = 9.5 \text{ Vdc}$ ) ( $V_{OH} = 13.5 \text{ Vdc}$ )	Source – Pin 3	I <sub>OH</sub>	5.0 10 15	- 0.25 - 0.62 - 1.8	- - -	- 0.2 - 0.5 - 1.5	- 0.36 - 0.9 - 3.5	_ _ _	-0.14 -0.35 -1.1	_ _ _	mAdc
$(V_{OH} = 4.6 \text{ Vdc})$ $(V_{OH} = 9.5 \text{ Vdc})$ $(V_{OH} = 13.5 \text{ Vdc})$	Source – Other Outputs		5.0 10 15	- 0.64 - 1.6 - 4.2	- - -	- 0.51 - 1.3 - 3.4	- 0.88 - 2.25 - 8.8	- - -	- 0.36 - 0.9 - 2.4	- - -	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink – Pin 3	I <sub>OL</sub>	5.0 10 15	0.5 1.1 1.8	- - -	0.4 0.9 1.5	0.88 2.25 8.8	- - -	0.28 0.65 1.20	- - -	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink – Other Outputs		5.0 10 15	3.0 6.0 18	- - -	2.5 5.0 15	4.0 8.0 20	- - -	1.6 3.5 10	- - -	mAdc
Input Current		I <sub>in</sub>	15	-	±0.1	_	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	_	-	-	-	5.0	7.5	-	_	pF
Quiescent Current (Per Packa MR = V <sub>DD</sub>	ige)	I <sub>DD</sub>	5.0 10 15	- - -	5.0 10 20	- - -	0.010 0.020 0.030	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current (Note 3, 4 (Dynamic plus Quiescent, Per (C <sub>L</sub> = 50 pF on all outputs, all b	Package)	I <sub>T</sub>	5.0 10 15	$I_{T} = (0.85 \mu\text{A/kHz}) f + I_{DD}$				μAdc			

- Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
   The formulas given are for the typical characteristics only at 25°C.
   To calculate total supply current at loads other than 50 pF: I<sub>T</sub>(C<sub>L</sub>) = I<sub>T</sub>(50 pF) + (C<sub>L</sub> 50) Vfk where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.004.


# **SWITCHING CHARACTERISTICS** (Note 5) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

Characteristic	Figure	Symbol	V <sub>DD</sub>	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time $t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	2a	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15	- - -	100 50 40	200 100 80	ns
Clock to BCD Out	2a	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	- - -	900 500 200	1800 1000 400	ns
Clock to Overflow	2a	t <sub>PHL</sub>	5.0 10 15	- - -	600 400 200	1200 800 400	ns
Reset to BCD Out	2b	t <sub>PHL</sub>	5.0 10 15	- - -	900 500 300	1800 1000 600	ns
Clock to Latch Enable Setup Time Master Reset to Latch Enable Setup Time	2b	t <sub>su</sub>	5.0 10 15	600 400 200	300 200 100	- - -	ns
Removal Time Latch Enable to Clock	2b	t <sub>rem</sub>	5.0 10 15	- 80 - 10 0	- 200 - 70 - 50	- - -	ns
Clock Pulse Width	2a	t <sub>WH(cl)</sub>	5.0 10 15	550 200 150	275 100 75	- - -	ns
Reset Pulse Width	2b	t <sub>WH(R)</sub>	5.0 10 15	1200 600 450	600 300 225	- - -	ns
Reset Removal Time	-	t <sub>rem</sub>	5.0 10 15	- 80 0 20	- 180 - 50 - 30	- - -	ns
Input Clock Frequency	2a	f <sub>cl</sub>	5.0 10 15	- - -	1.5 5.0 7.0	0.9 2.5 3.5	MHz
Input Clock Rise Time	2b	t <sub>TLH</sub>	5.0 10 15		No Limit		ns
Disable, MR, Latch Enable Rise and Fall Times	-	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15	- - -	- - -	15 5.0 4.0	μS
Scan Oscillator Frequency (C1 measured in $\mu F$ )	1	f <sub>osc</sub>	5.0 10 15	- - -	1.5/C1 4.2/C1 7.0/C1	- - -	Hz

<sup>5.</sup> The formulas given are for the typical characteristics only at 25°C.6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

# **PACKAGE DIMENSIONS**

PDIP-16 CASE 648-08 ISSUE T



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS		
DIM	MIN	MIN MAX		MAX		
Α	0.740	0.770	18.80	19.55		
В	0.250	0.270	6.35	6.85		
C	0.145	0.175	3.69	4.44		
D	0.015	0.021	0.39	0.53		
F	0.040	0.70	1.02	1.77		
G	0.100	BSC	2.54	2.54 BSC		
Н	0.050	BSC	1.27 BSC			
J	0.008	0.015	0.21	0.38		
K	0.110	0.130	2.80	3.30		
L	0.295	0.305	7.50	7.74		
М	0°	10 °	0°	10 °		
S	0.020	0.040	0.51	1.01		