

High Performance 16Kx1 Static RAM

characteristics are made possible by the combination of innovative circuit design and INMOS' proprietary N-MOS technology.

The IMS1400 features fully static operation requiring no external clocks or timing strobes, equal access and cycle times, full TTL compatibility and operation from a single $+5V \pm 10\%$ power supply. Additionally, a Chip Enable (E) function is provided that can be used to

place the IMS1400 into a low power standby mode, reducing power consumption to less than 110mW.

The IMS1400 is packaged in a 20-pin, 300 mil DIP, and is also available in a 30-pin chip carrier, making possible high system palking densities.

The IMS1400 is a high speed VLSI RAM intended for applications that remand superior performance and


reliability.

FEATURES

- 35, 45 and 55ns Chip Enable access
- Maximum active power 660mW
- Maximum standby power 110mW
- Single 5 volt ± 10% supply
- E (ČE) power down function
- TTL compatible inputs and output
- Fully static—no clocks for timing
- Three-state output

DESCRIPTION

The INMOS IMS1400 is a high performance 16K x 1 bit static RAM having access times of 35, 45 and 55ns and a maximum power consumption of 660mW. These



ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to V _{SS}	3.5 to 7.0V
Temperature Under Bias	
Storage Temp (Ceramic Package) -	-65°C to 150°C
Storage Temp (Plastic Package)	-55°C to 125°C
Power Dissipation	1W
DC Output Current.	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC OPERATING CONDITIONS

l _{cc} (mA)	110 - 100 - 90 - 80 -	$V_{CC} = V_{CC} = V$				
	70 -					
	60					
	-55°	0	° 25°		70°	125°
			Tempe	rature (°C	;}	

TYPICAL DYNAMIC Icc VS TEMPERATURE

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	1 () () () () () () () () () (
V _{SS}	Supply Voltage	0	0	0	V	And the state of t
V _{IH}	Input Logic "1" Voltage	2.0	200 (200 (200 (200 (200 (200 (200 (200	6.0	V V	All Inputs
V _{IL}	Input Logic "0" Voltage	-2.5	00 to 10 to	0.8	V	All Inputs
T _A	Ambient Operating Temperature	0		70	°C	400 Linear ft/min transverse air flow

DC ELECTRICAL CHARACTERISTICS (0°C \leq T_A \leq $70^{\circ}C)$ (V $_{CC}$ = 5.0V \pm 10%)

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
I _{CC1}	Average V_{CC} Power Supply Current AC	A CONTRACTOR OF THE CONTRACTOR	120	mA	$t_C = t_C min$
I _{CC2}	V _{CC} Power Supply Current (Standby)		20	mA	$\overline{E} \ge V_{\text{IH}} \text{min}$
IIV	Input Leakage Current (Any Input)	-10	10	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS} \text{ to } V_{CC}$
I _{OLK}	Off State Output Leakage Current	-50	50	μΑ	$V_{CC} = max$ $V_{OUT} = V_{SS} \text{ to } V_{CC}$
V _{OH}	Output Logic "1" Voltage $I_{OUT} = -4mA$	2.4	200 (200 (200 (200 (200 (200 (200 (200	And the state of t	200 - 200 -
V _{OL}	Output Logic "0" Voltage I _{OUT} = 16mA	OR Claim 1 THE OR COLUMN AND THE COLUMN AS A PROPERTY OF T	0.4	V	The state of the s

AC TEST CONDITIONS^a

	Input Pulse Levels
	Input Rise and Fall Times
	Input and Output Timing Reference Levels 1.5V
	Output Load See Figure 1
į	


Note a: Operation to specifications guaranteed 2ms after V_{CC} applied.

CAPACITANCE^b ($T_A = 25$ °C, f = 1.0MHz)

SYMBOL	PARAMETER	MAX	UNIT	CONDITIONS
C _{IN}	Input Capacitance	4	pF	△V = 0 to 3V
Соит	Output Capacitance	7	pF	△V = 0 to 3V
CE	E Capacitance	6	pF	△V = 0 to 3V

Note b: This parameter is sampled and not 100% tested.

FIGURE 1. OUTPUT LOAD



RECOMMENDED AC OPERATING CONDITIONS (0°C \leq $T_A \leq$ 70°C) (V_{CC} = 5.0V \pm 10%) READ CYCLE


NO.	SYMB	****	PARAMETER	1400-35			0-45		0-55	LIMITE	NOTES
IV.	Standard	Alternate	FARAIVIEIEN *********************************	MIN	MAX	MIN	MAX	MIN	MAX	UNITO	MOLES
1	TELQV	t _{ACS}	Chip Enable Access Time	WW02714-HH C (II)	35		45		55	ns	
2	TAVAV	t _{RC}	Read Cycle Time	35		40		50		ns	С
3	TAVQV	t _{AA}	Address Access Time		35		40		50	ns	d
4	TAXQX	tон	Output Hold After Address Change	3	This continues of the second	3		3	200	ns	
5	TELQX	t _{LZ}	Chip Enable to Output Active	5		5	1384	5		ns	
6	TEHQZ	t _{HZ}	Chip Disable to Output Disable	0	25	0	25	0	30	ns	f
7	TELICCH	t _{PU}	Chip Enable to Power Up	0		0		0		ns	
8	TEHICCL	t _{PD}	Chip Disable to Power Down	0	45	0	45	0	55	ns	
en januar ja		t _T	Input Rise and Fall Times	T-PARAMETER STATE	50		50		50	ns	е


Note c: For READ CYCLES 1 & 2, \overline{W} is high for entire cycle.

Note d: Device is continuously selected \overline{E} low. Note e: Measured between V_{IL} max and V_{IH} min.

Note f: Measured ± 200mV from steady state output voltage.

READ CYCLE 1c, d






RECOMMENDED AC OPERATING CONDITIONS (0°C \leq T_A \leq 70°C) (V_{CC} = 5.0V \pm 10%)

WRITE CYCLE 1: W CONTROLLEDh

NO.	SYMB		DADAMETED				0-45			LINUTO	NOTEC
140.	Standard	Alternate	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
9	TAVAV	t _{WC}	Write Cycle Time	35		40		50		ns	
10	TWLWH	t _{wP}	Write Pulse Width	20		20		25		ns	
11	TELWH	t _{CW}	Chip Enable to End of Write	35		40		50		ns	
12	TDVWH	t _{DW}	Data Set-up to End of Write	15		15		20		ns	
13	TWHDX	t _{DH}	Data Hold After End of Write	0		0		0		ns	
14	TAVWH	t _{AW}	Address Set-up to End of Write	35		40		50		ns	
15	TAVWL	t _{AS}	Address Set-up to Beginning of Write	10		10		15		ns	
16	TWHAX	t _{wR}	Address Hold After End of Write	0		0		0		ns	
17	TWLQZ	t _{WZ}	Write Enable to Output Disable	0	20	0	20	0	25	ns	f
18	TWHQX	t _{OW}	Output Active After End of Write	0	25	0	25	0	30	ns	g

Note f: Measured \pm 200mV from steady state output voltage. Note g: If \overline{E} goes low with \overline{W} low, output remains in high impedance state. Note h: \overline{E} or \overline{W} must be \geq V_{IH} during address transition.

WRITE CYCLE 1




RECOMMENDED AC OPERATING CONDITIONS (0°C \leq T_A \leq 70°C) (V_{CC} = 5.0V \pm 10%) WRITE CYCLE 2: \overline{E} CONTROLLED^h

NO.	SYME		PARAMETER				0-45		0-55	LINUTO	NOTES
140.	Standard	Alternate	FANAME! EN	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NO1E2
19	TAVAV	t _{WC}	Write Cycle Time	35		40		50		ns	
20	TWLEH	t _{WP}	Write Pulse Width	20		20		25		ns	
21	TELEH	t _{CW}	Chip Enable to End of Write	35		40		50		ns	
22	TDVEH	t _{DW}	Data Set-up to End of Write	15		15		20		ns	
23	TEHDX	t _{DH}	Data Hold After End of Write	5		5		5		ns	
24	TAVEH	t _{AW}	Address Set-up to End of Write	35		40		50		ns	
25	TEHAX	t _{WR}	Address Hold After End of Write	0		0		0		ns	
26	TAVEL	t _{AS}	Address Set-up to Beginning of Write	-5		-5		-5		ns	
27	TWLQZ	twz	Write Enable to Output Disable	0	20	0	20	0	25	ns	f

Note f: Measured \pm 200mV from steady state output voltage. Note h: \overline{E} or \overline{W} must be \geq V_{IH} during address transitions.

WRITE CYCLE 2



DEVICE OPERATION

The IMS1400 has two control inputs, Chip Enable (\overline{E}) and Write Enable (\overline{W}) , fourteen address inputs, a data in (D_{IN}) and a data out (D_{OUT}) .

When V_{CC} is first applied to pin 20, a circuit associated with the \overline{E} input forces the device into the lower power standby mode regardless of the state of the \overline{E} input. After V_{CC} is applied for 2ms, the \overline{E} input controls device selection as well as active and standby modes.

With $\overline{\mathbb{E}}$ low, the device is selected and the 14 address inputs are decoded to select one memory cell out of 16,385. READ and WRITE operations on the memory cell are controlled by $\overline{\mathbb{W}}$ input. With $\overline{\mathbb{E}}$ high, the device is deselected, the output is disabled, and the power consumption is reduced to less than 1/6 of the active mode power.

READ CYCLE

A read cycle is defined as $\overline{W} \geq V_{IH}$ min with $\overline{E} \leq V_{IL}$ max. Read access time is measured from either \overline{E} going low or from valid address.

The READ CYCLE 1 waveform on page 3 shows a read access that is initiated by a change in the address inputs while \overline{E} is low. The output remains active throughout a READ CYCLE 1 and is valid at the specified address access time. As long as \overline{E} remains low, the cycle time is equal to the address access time.

The READ CYCLE 2 waveform on page 3 shows a read access that is initiated by E going low. As long as address is stable within 5ns after E goes low, valid data is at the output at the specified Chip Enable access time. If address is not valid within 5ns after E goes low,

the timing is as specified in the READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

WRITE CYCLE

A write cycle is initiated by the latter of \overline{W} or \overline{E} going low, and terminated by \overline{W} (WRITE CYCLE 1) or \overline{E} (WRITE CYCLE 2) going high. During the write cycle, data on the input (D_{IN}) is written into the selected cell, and the output (D_{OUT}) is in high impedance.

If a write cycle is initiated by \overline{W} going low, the address must be stable for the WRITE CYCLE 1 set-up time. If a write cycle is initiated by \overline{E} going low, the address must be held stable for the entire write cycle. After \overline{W} or \overline{E} goes high to terminate the cycle, addresses may change. If these address set-up and hold times are not met, contents of other cells may be altered in unpredictable ways.

WRITE CYCLE 1 waveform on page 4 shows a write cycle terminated by \overline{W} going high. D_{IN} set-up and hold times are referenced to the rising edge of \overline{W} . With \overline{W} high, D_{OUT} becomes active.

WRITE CYCLE 2 waveform on page 5 shows a write cycle terminated by \overline{E} going high. D_{IN} set-up and hold times are referenced to the rising edge of \overline{E} . With \overline{E} high, D_{OUT} remains in the high impedance state.


APPLICATION

To ensure proper operation of the IMS1400 in a system environment, it is recommended that the following guidelines on board layout and power distribution be followed.

POWER DISTRIBUTION

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors. The impedance in the decoupling path from the power pin (20) through the decoupling capacitor, to the ground pin (10) should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

To reduce the power line impedance, it is recommended that the power trace and ground trace be gridded or provided by separate power planes. The high frequency decoupling capacitor should have a value of $0.1\mu\text{F}$, and be placed between the rows of memory devices in the array (see drawing). A larger



V_{CC}, V_{SS} GRID SHOWING DECOUPLING CAPACITORS

tantalum capacitor with a value between $22\mu F$ and $47\mu F$ should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These large capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path.

Also, to prevent loss of signal margins due to differential ground noise, the ground grid of the memory array should be extended to the TTL drivers in the peripheral circuitry.

TERMINATION

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals, line termination is recommended. The termination may be either parallel or series but the series termination technique has the advantages of drawing no DC current and using a minimum of components. The recommended technique is to use series termination.


A series resistor in the signal line at the output of the TTL driver to match the source impedance of the TTL driver to the signal line will dampen the reflections on the line. The line should be kept short with the driver-termination combination close to the memory array.


Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10Ω to 30Ω range will be required.

The use of proper power distribution techniques, including adequate use of decoupling capacitors, along with proper termination of TTL driver outputs, are some of the most important, yet basic rules to be followed.

The rules are intended to maintain the operating margins of all devices on the memory board by providing a quiet environment relatively free of noise spikes and signal reflections.


20 PIN PLASTIC DUAL-IN-LINE






20 PIN CERAMIC DUAL-IN-LINE

20 PIN CHIP CARRIER



DIMENSION NOTE:

Top Number in Millimeters Bottom Number in Inches



ORDERING INFORMATION

SPEED	PACKAGE	PART NUMBER
35ns	PLASTIC DIP	IMS1400P-35
35ns	CERAMIC DIP	IMS1400S-35
35ns	CHIP CARRIER	IMS1400W-35
45ns	PLASTIC DIP	IMS1400P-45
45ns	CERAMIC DIP	IMS1400S-45
45ns	CHIP CARRIER	IMS1400W-45
55ns	PLASTIC DIP	IMS1400P-55
55ns	CERAMIC DIP	IMS1400S-55
55ns	CHIP CARRIER	IMS1400W-55
	35ns 35ns 35ns 45ns 45ns 45ns 55ns	35ns PLASTIC DIP 35ns CERAMIC DIP 35ns CHIP CARRIER 45ns PLASTIC DIP 45ns CERAMIC DIP 45ns CHIP CARRIER 55ns PLASTIC DIP 55ns CERAMIC DIP



INMOS Limited • Whitefriars • Lewins Mead • Bristol BS1 2NP • United Kingdom • Phone Bristol (0272) 290861 • TLX: 444723 INMOS Corporation • P.O. Box 16000 • Colorado Springs • Colorado • 80935 • USA • Phone (303) 630 4000 • TWX 910 920 4904 INMOS SARL • Immeuble Monaco • 7 rue le Corbusier • SILIC 219 • 94518 Rungis Cedex • France INMOS GmbH • Untere Haupstrasse 7 • 8057 Eching • West Germany • Phone Munich (089) 319 10 28 • TLX: 522645

INMOS reserves the right to make changes in specifications at any time and without notice. The information furnished by INMOS in this publication is believed to be accurate; however, no responsibility is assumed for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No licence is granted under any patents, trade marks, or other rights of INMOS.