#### **Overview**

Gambit is a superscalar processor with a 52-bit native operating mode. Native mode makes use of a 32-entry register file. Native mode instructions vary in length up to 52-bits. The processor manages branching using a compare instruction and status flags results.

### **Programming Model**

### **General Registers**

Reg			Usage
R0	Z	This register is always zero	
R1	acc	Accumulator	First parameter / return value / loop count
R2	X	'x' index register	Second parameter
R3	у	'y' index register	Third parameter
R4			
R5			
R6			
R7 to 29			
R30	fp	frame pointer	
R31	sp	stack pointer	

#### **Memory Addressing**

SR

status register

The cpu is word oriented with byte addressable memory. The default size of a memory operand is word size (52 bits). Up to  $2^{52}$  Bytes of data are supported and  $2^{52}$  bytes of code.

conditional branching

### **Instruction Set Summary**

The cycle counts are assuming no wait states are required for either instructions or data and both instructions and data can be found in the cache.

### **Instruction Formats**

### Arithmetic / Logical

ADD	Flags: v	c n z										Opco	ode		Bytes
51	39	38	26	25	5 21	20	16	15	11	10	6	5	0		
				0	~4	Rt	<b>)</b> 5	R	a <sub>5</sub>	Rt <sub>5</sub>	;	000	0	ADD Rt,Ra,Rb	2
				1		Imm <sub>9</sub>		R	a <sub>5</sub>	Rt <sub>5</sub>	;	000	0	ADD Rt,Ra,#imm <sub>6</sub>	2
				Ir	nm <sub>23</sub>			R	a <sub>5</sub>	Rt <sub>5</sub>	;	010	0	ADD Rt,Ra,#imm <sub>14</sub>	3
		Im	m <sub>36</sub>					R	a <sub>5</sub>	Rt <sub>5</sub>	;	020	0	ADD Rt,Ra,#imm <sub>30</sub>	4

SUB	Flags: v	c n z										Opco	ode		Bytes
51	39	38	26	25	5 21	20	16	15	11	10	6	5	0		
				0	~4	Rt	<b>)</b> 5	Ra	<b>1</b> 5	Rt <sub>5</sub>	5	10	0	ADD Rt,Ra,Rb	2
				1		Imm <sub>9</sub>		Ra	<b>1</b> 5	Rt <sub>5</sub>	5	10	0	ADD Rt,Ra,#imm <sub>6</sub>	2
				In	nm <sub>23</sub>			Ra	<b>1</b> 5	Rt <sub>5</sub>	5	11	0	ADD Rt,Ra,#imm <sub>14</sub>	3
		Im	m <sub>36</sub>					Ra	15	Rt <sub>5</sub>	5	12	O	ADD Rt,Ra,#imm <sub>30</sub>	4

CMP	Flags: c	n z										Opco	ode		Bytes
51	39	38	26	25	5 21	20	16	15	11	10	6	5	0		
				0	~4	RI	b <sub>5</sub>	Ra	<b>1</b> 5	05	5	10	0	ADD Rt,Ra,Rb	2
				1		Imm <sub>9</sub>		Ra	<b>1</b> 5	05	5	10	0	ADD Rt,Ra,#imm <sub>6</sub>	2
				In	nm <sub>23</sub>			Ra	<b>1</b> 5	05	5	11	0	ADD Rt,Ra,#imm <sub>14</sub>	3
		Im	1m <sub>36</sub>					Ra	<b>1</b> 5	05	5	12	0	ADD Rt,Ra,#imm <sub>30</sub>	4

CMP is an alternate mnemonic for SUB where the target register is R0. CMP does not alter the overflow flag.

AND	Flags: n	Z										Opc	ode		Bytes
51	39	38	26	25	5 21	20	16	15	11	10	6	5	0		
				0	~4	Rl	<b>)</b> 5	Ra	<b>1</b> 5	Rt <sub>5</sub>	5	30	O	ADD Rt,Ra,Rb	2
				1		Imm <sub>9</sub>		Ra	<b>1</b> 5	Rt <sub>5</sub>	5	30	O	ADD Rt,Ra,#imm <sub>6</sub>	2
				Ir	nm <sub>23</sub>			Ra	<b>1</b> 5	Rt <sub>5</sub>	5	31	O	ADD Rt,Ra,#imm <sub>14</sub>	3
		Im	m <sub>36</sub>					Ra	<b>1</b> 5	Rt <sub>5</sub>	5	32	O	ADD Rt,Ra,#imm <sub>30</sub>	4

BIT	Flags: v	n z										Opco	ode		Bytes
51	39	38	26	25	5 21	20	16	15	11	10	6	5	0		
				0	~4	Rt	<b>)</b> 5	R	a <sub>5</sub>	0:	5	30	0	ADD Rt,Ra,Rb	2
				1		Imm <sub>9</sub>		R	a <sub>5</sub>	0	5	30	0	ADD Rt,Ra,#imm <sub>6</sub>	2
				In	nm <sub>23</sub>			R	a <sub>5</sub>	0:	5	31	0	ADD Rt,Ra,#imm <sub>14</sub>	3
		Im	m <sub>36</sub>					R	a <sub>5</sub>	0:	5	32	0	ADD Rt,Ra,#imm <sub>30</sub>	4

Bit is the AND operation with no target register; the overflow status is set to bit 50 of the result

OR	Flags: n	Z										Opc	ode		Bytes
51	39	38	26	25	5 21	20	16	15	11	10	6	5	0		
				0	~4	R	b <sub>5</sub>	R	<b>a</b> 5	Rt	5	40	0	ADD Rt,Ra,Rb	2
				1		Imm <sub>9</sub>		R	a <sub>5</sub>	Rt	5	40	Ю	ADD Rt,Ra,#imm <sub>6</sub>	2
				Ir	nm <sub>23</sub>			R	a <sub>5</sub>	Rt	5	41	0	ADD Rt,Ra,#imm <sub>14</sub>	3
		Im	1m <sub>36</sub>					R	a5	Rt	5	42	lo	ADD Rt,Ra,#imm <sub>30</sub>	4

EOR	Flags: n	Z										Opc	ode		Bytes
51	39	38	26	25	5 21	20	16	15	11	10	6	5	0		
				0	~4	Rb	5	R	a <sub>5</sub>	Rt	5	50	О	ADD Rt,Ra,Rb	2
				1		Imm <sub>9</sub>		R	a <sub>5</sub>	Rt	5	50	О	ADD Rt,Ra,#imm <sub>6</sub>	2
				Ir	nm <sub>23</sub>			R	a <sub>5</sub>	Rt	5	51	О	ADD Rt,Ra,#imm <sub>14</sub>	3
		Im	m <sub>36</sub>					R	a <sub>5</sub>	Rt	5	52	О	ADD Rt,Ra,#imm <sub>30</sub>	4

### Load and Store Instructions

LD	Flags	: n z									Opco	de		Bytes
51	39	38	26	25	5	16	15	11	10	6	5	0		
				0	~4 R	Rb <sub>5</sub>	R	$a_5$	Rt	5	60o		Rt.[Ra+Rb]	2
				1	Disp	<b>)</b> 9	R	a <sub>5</sub>	Rt	5	60o		Rt,d9[Ra]	2
			D	isp <sub>23</sub>	3		R	$a_5$	Rt	5	61o		Rt,d23[Ra]	3
		Addr <sub>36</sub>					Ra	a <sub>5</sub>	Rt	5	62o		Rt,d36[Ra]	4

LDB	Flags	: n z								Opc	code		Bytes
51	39	38	26	25	16	15	11	10	6	5	0		
		Addr <sub>3</sub>	6			R	a <sub>5</sub>	R	t <sub>5</sub>	64	4o	Rt,d[Ra]	4

ST	Flags	: n z									Opcod	le		Bytes
51	39	38	26	2	25	16	15	11	10	6	5	0		
				0	~4	Rb <sub>5</sub>	Ra	15	Rs	5	70o		Rs.[Ra+Rb]	2
				1		Disp <sub>9</sub>	Ra	15	Rs	5	70o		Rs,d9[Ra]	2
			D	isp <sub>2</sub>	23		Ra	15	Rs	5	71o		Rs,d23[Ra]	3
		Addr <sub>36</sub>		•			Ra	15	Rs	5	72o		Rs,d36[Ra]	4

STB	Flags	s:								C	Opcode		Bytes
51	39	38	26	25	16	15	11	10	6	5	0		
		Addr <sub>3</sub>	6			R	la <sub>5</sub>	R	<b>S</b> 5		74o	Ra,d[Ra]	4

# Shift Operations / Read-modify-write memory operations.

ASL	Flags: c	n z										Opo	code		Bytes
51	39	38	26	2:		20	16	15	11	10	6	5	0		
				0	~4	Rb	)5	R	a <sub>5</sub>	Rt <sub>5</sub>		0	бо	Rt,Ra,Rb	2
				1	~3	Imm	6	R	a <sub>5</sub>	Rt <sub>5</sub>		0	бо	Rt,Ra,#imm <sub>10</sub>	2

ROL	Flags: c	n z										Op	code		Bytes
51	39	38	26	2:		20	16	15	11	10	6	5	0		
				0	~4	Rl	<b>)</b> 5	R	la <sub>5</sub>	Rt <sub>5</sub>	i	1	60	Rt,Ra,Rb	2
				1	~3	Imm	16	R	$a_5$	Rt <sub>5</sub>	;	1	60	Rt,Ra,#imm <sub>10</sub>	2

LSR	Flags: c	n z			Flags: c n z							Ope	code		Bytes
51	39	38	26	2		20	16	15	11	10	6	5	0		
				0	~4	Rb	5	R	.a <sub>5</sub>	Rt	5	2	6о	Rt,Ra,Rb	2
				1	~3	Imm∈	5	R	.a <sub>5</sub>	Rt	5	2	60	Rt,Ra,#imm <sub>10</sub>	2

ROR	Flags: c	n z										Op	code		Bytes
51	39	38	26	2	5 21	20	16	15	11	10	6	5	0		
				0	~4	R	<b>b</b> 5	R	$a_5$	Rt	5	3	60	Rt,Ra,Rb	2
				1	~3	Imn	16	R	$a_5$	Rt	5	3	60	Rt,Ra,#imm <sub>10</sub>	2

### Flow Control

JMP	Fla	gs:					Bytes
		Address <sub>46</sub>			04o	JMP abs46	4
			~2	Ra <sub>5</sub>	44o	JMP [Ra]	1

JSR	Fla	gs:					Bytes
		Address <sub>46</sub>			14o	JSR abs46	4
			~2	Ra <sub>5</sub>	54o	JSR [Ra]	1

RTS	Flags:	~4	0	24o	RTS	1
RTI	Flags: z n c v b d i u	~4	1	24o	RTI	1
PFI	Flags:	~4	2	24o	PFI	1
WAI	Flags:	~4	4	24o	WAI	1
STP	Flags:	~4	6	24o	STP	1
NOP	Flags:	~4	7	24o	NOP	1

BEQ	Flags:		Disp <sub>4</sub>	0	05o	BEQ disp	1
		Dis	S <b>p</b> 17	0	15o	BEQ disp	2
BNE	Flags:		Disp <sub>4</sub>	1	05o	BNE disp	1
BPL	Flags:		Disp <sub>4</sub>	2	05o	BPL disp	1
BMI	Flags:		Disp <sub>4</sub>	3	05o	BMI disp	1
BVS	Flags:		Disp <sub>4</sub>	4	05o	BVS disp	1
BVC	Flags:		Disp <sub>4</sub>	5	05o	BVC disp	1
BCS	Flags:		Disp <sub>4</sub>	6	05o	BCS disp	1
BCC	Flags:		Disp <sub>4</sub>	7	05o	BCC disp	1
BRA	Flags:		Disp <sub>4</sub>	0	25o	BRA disp	1

RST	Flags: b	~4	0	340	RST	1
NMI	Flags: b	~4	1	34o	NMI	1
IRQ	Flags: b	~4	2	340	IRQ	1
BRK	Flags: b	Const <sub>4</sub>	3	34o	BRK	1

### Stack push and pop operations.

PHP	Flags:		~7	75o	PHP	1
PSH	Flags:	~2	Ra <sub>5</sub>	76o	PSH Ra	1
PLP	Flags: z c v n i b d u		~7	65o	PLP	1
POP	Flags: n z	~2	Rt <sub>5</sub>	660	POP Rt	1

# Status Register Operations

REP	Flags: c v n z i u	Mask <sub>7</sub>	560	REP	1
SEP	Flags: c v n z i u	Mask <sub>7</sub>	460	SEP	1

## **String Operations**

MVNB	Flags:	~4	0	45o	MVN	1
MVPB	Flags:	~4	1	45o	MVP	1
STSB	Flags:	~4	2	45o	STS	1
CMPSB	Flags: c n z	~4	3	45o	CMPS	1
MVN	Flags:	~4	4	45o	MVN	1
MVP	Flags:	~4	5	45o	MVP	1
STS	Flags:	~4	6	45o	STS	1
CMPS	Flags: c n z	~4	7	45o	CMPS	1

# **Opcode Maps**

### Root Level

	xxx000	xxx001	xxx010	xxx011	xxx100	xxx101	xxx110	xxx111
000xxx	ADD 2r,i9	ADD 2r,i23	ADD 2r,i36		JMP	Bcc d4	ASL 2r,i6	
001xxx	SUB / CMP	SUB / CMP	SUB / CMP		JSR	Bcc d17	LSR 2r,i6	
010xxx					RTS / RTI	Bcc d4	ROL 2r,i6	
011xxx	AND / BIT	AND / BIT	AND / BIT		BRK	Bcc d17	ROR 2r,i6	
100xxx	OR	OR	OR		JMP [Rn]	{string}	SEP	
101xxx	EOR	EOR	EOR		JSR [Rn]		REP	
110xxx	LD	LD	LD		LDB	PLP	POP	
111xxx	ST	ST	ST		STB	PHP	PSH	

### **Appendix**

The first nine bits of the instruction are used as a nine-bit index into a table which holds pointers to micro-instructions.

### Micro-op Instruction Format

Micro-instructions are 24 bits in size.

	$FL_2$	Opcode <sub>6</sub>	Cnst <sub>4</sub>	Src2 <sub>4</sub>	Src1 <sub>4</sub>	$Tgt_4$
--	--------	---------------------	-------------------	-------------------	-------------------	---------

 $FL_2$  are two bits holding the first / last micro-instruction indicators. 00 = middle instruction, 01 = first, 10 = last, 11 = first and last.

#### Micro-op Fields

Tgt <sub>4</sub>	Meaning
0	The value 0
1	Get from instruction bits 6 to 10
2	The accumulator register
3	The X register
4	The Y Register
5	The stack pointer
6	the tmp1 register
7	the tmp2 register
8	the SR register
9	the PC register (source)
10	PC + 1
11	PC + 4

Src1 <sub>4</sub>	Meaning			
0	The value 0			
1	Get from register spec instruction bits 11 to 15			
2	The accumulator register			
3	The X register			
4	The Y Register			
5	The stack pointer			

6	the tmp1 register
7	the tmp2 register
8	the SR register

Src2 <sub>4</sub>	Meaning
0	The value 0
1	Get from register spec instruction bits 16 to 25
2	The accumulator register
3	The X register
4	The Y Register
5	The stack pointer
6	the tmp1 register
7	the tmp2 register
8	the SR register
9	the value 1
11	
15	the value -1

Cnst <sub>4</sub>	Meaning
0	the value 0
1	the value 1
2	the value 2
3	the value 3
4	the value 4
5	bits 9 to 25
6	bits 9 to 12 (branches)
7	bits 6 to 51 (JMP/JSR)
8	bits 16 to 25 of instruction
9	bits 16 to 38 of instruction
10	bits 16 to 51 of instruction
11	bits 6 to 12 (REP / SEP)
13	the value -3
14	the value -2
15	the value -1

#### Micro-op Lists for Instructions

#### BRK

SUB SP,SP,#4

ST PC+1,[SP]

SUB SP,SP,#4

ST FLAGS,[SP]

SEP #i

LD TMP,\$FFFFFFFFC

JMP 0[TMP]

#### MVN

 $LD \quad tmp,[X]$ 

ST tmp,[Y]

ADD X,X,4

ADD Y,Y,4

SUB AC,AC,#1

```
BNE PC
MVP
     LD
          tmp,[X]
     ST
          tmp,[Y]
     SUB X,X,#4
     SUB Y,Y,#4
     SUB AC,AC,#1
     BNE PC
STS
     ST
          X,[Y]
     ADD Y,Y,#4
     SUB AC,AC,#1
     BNE PC
CMPS
     LD
          tmp1,[X]
     LD
          tmp2,[Y]
     ADD X,X,#4
     ADD Y,Y,#4
     SUB
          ac,ac,#1
     BEQ PC+1
     CMP
          tmp1,tmp2
     BEQ PC
```

## Micro-Instruction Opcodes

Opc <sub>6</sub>		Flags Updated
0	ADD	-
1	ADD.	c v n z
2	SUB	-
3	SUB.	c v n z
4	AND.	n z
5	OR.	n z
6	EOR.	n z
7	LD	-
8	LD.	n z
9	LB	-
10	LB.	n z
11	ST	-
12	STB	-
13	ASL.	c n z
14	ROL.	c n z
15	LSR.	c n z
16	ROR.	c n z
17	BRA	-
18	BEQ	-
19	BNE	-
20	BMI	-
21	BPL	-
22	BCS	-
23	BCC	-
24	BVS	-
25	BVC	-
26	SEP	cvnziu
27	REP	cvnziu
28	JMP	
29	STP	
30	WAI	
31		