# rtfItanium

©2019 Robert Finch

"If you build it, he will come" – Field of Dreams

## **Features**

- 80-bit data path, double-extended floating-point
- 64 entry general purpose register file with unified floating-point and integer registers
- 3-way out-of-order (ooo) superscalar execution
- 40-bit instructions, three per 128-bit bundle
- Instruction L1, L2 and data L1, L2 caches
- 7 entry write buffer
- Dual memory channels

## **Nomenclature**

The ISA refers to primitive object sizes following the convention suggested by Knuth of using Greek.

Number of Bits		Instructions
8	byte	LDB, STB
16	wyde	LDW, STW
32	tetra	LDT, STT
40	penta	LDP, STP
64	octa	LDO, STO
80	deci	LDD, STD

The register used to address instructions is referred to as the instruction pointer or IP register. The instruction pointer is a synonym for instruction pointer or PC register.

## **Programming Model**

## **Registers**

The ISA is a 64-register machine with registers able to hold either integer or floating-point values. There are a large number of control and status (CSR) registers which hold an assortment of specific values relevant to processing.

## Register Usage Convention

The register usage convention probably has more to do with software than hardware. Excepting a couple of special cases, the registers are general purpose in nature.

R0 always has the value zero. r61 is the link register used implicitly by the call instruction. The last two registers r62 and r63 are used for stack references and subject to stack bounds checking.

Register	Description / Suggested Usage	Saver
r0	always reads as zero	
r1-r4	return values / exception	caller
r5-r22	temporaries	caller
r23-r37	register variables	callee
r38-r47	function arguments	caller
r48	reserved for system	
r49	reserved for system	
r50	reserved for system	
r51	reserved for system	
r52	garbage collector	
r53	garbage collector	
r54	assembler usage	
r55	type number / function argument	caller
r56	class pointer / function argument	caller
r57	thread pointer	callee
r58	global pointer	
r59	exception SP offset	
r60	exception link register	callee
r61	return address / link register	callee
r62	base / frame pointer	callee
r63	stack pointer (hardware)	callee

## **Control and Status Registers**

### Control Register Zero (CSR #000)

This register contains miscellaneous control bits including a bit to enable protected mode.

Bit		Description
0	Pe	Protected Mode Enable: 1 = enabled, 0 = disabled
8 to 13		
16		
30	DCE	data cache enable: 1=enabled, 0 = disabled
32	BPE	branch predictor enable: 1=enabled, 0=disabled
34	WBM	write buffer merging enable: 1 = enabled, 0 = disabled
35	SPLE	speculative load enable (1 = enable, 0 = disable) (0 default)
36		
63	D	debug mode status. this bit is set during an interrupt routine if the
		processor was in debug mode when the interrupt occurred.

This register supports bit set / clear CSR instructions.

#### DCE

Disabling the data cache is useful for some codes with large data sets to prevent cache loading of values that are used infrequently. Disabling the data cache may reduce security risks for some kinds of attacks. The instruction cache may not be disabled.

#### BPE

Disabling branch prediction will significantly affect the cores performance, but may be useful for debugging. Disabling branch prediction causes all branches to be predicted as not-taken (unless determined otherwise by the instruction). No entries will be updated in the branch history table if the branch predictor is disabled.

#### WBM bit

Merging of values stored to memory may be disabled by setting this bit. On reset write buffer merging is disabled because it is likely desirable to setup I/O devices. Many I/O devices require updates to individual bytes by separate store instructions.

#### **SPLE**

Enabling speculative loads give the processor better performance at an increased security risk to meltdown attacks.

### HARTID (0x001)

This register contains a number that is externally supplied on the hartid\_i input bus to represent the hardware thread id or the core number. No core should have the value zero as the hartid.

### TICK (0x002)

This register contains a tick count of the number of clock cycles that have passed since the last reset. Note that this register should not be used for precise timing as the processor's clock frequency may vary for performance and power reasons. The TIME CSR may be used for wall-clock timing as it has its own timing source.

### PCR Paging Control (CSR 0x003)

This register controls the paged memory management unit. A more detailed description is available under the section on memory management.

### AEC Arithmetic Exception Control (CSR 0x004)

This register has controls to enable arithmetic exceptions and status bits to indicate the occurrence of exception conditions.

	Exception Occurrence						E	Exception	n Enable	;	
63	36	35	34	33	32	31	4	3	2	1	0
37						5					
	DIV	MUL	ASL	SUB	ADD		DIV	MUL	ASL	SUB	ADD

### PMR Power Management Register (CSR 0x005)

This register contains bits to disable functional units in the core to conserve power. There is a bit for each functional unit.

	39	32	31	24	23	16	15	8	7	0
	FC	111	MI	EM	FF	- 1	AL	U	Inst.	Dec

It is not possible to disable all instruction decoders at the same time. There will always be at least one active decoder. Similarly for the ALU; ALU #0 is always enabled. There will always be at least one memory channel on. The FCU can't be turned off, however the performance enhancing components can be. The branch predictor, branch target buffer and return stack buffer may all be turned off as a single unit.

### CAUSE (0x006)

This register contains a code indicating the cause of an exception or interrupt. The break handler will examine this code in order to determine what to do. Only the low order 16 bits are implemented. The high order bits read as zero and are not updateable. The low order eight bits are loaded from the cause field of the BRK instruction. The next eight bits are loaded from the user<sub>6</sub> field of the break instruction. Bit 7 of the cause is set if a hardware interrupt was the source of the break.

### BADADDR (CSR 0x007)

This register contains the effective address for a load / store operation that caused a memory management exception or a bus error. Note that the address of the instruction causing the exception is available in the EPC register.

### PCR2 Paging Control (CSR 0x008)

This register controls the paged memory management unit. A more detailed description is available under the section on memory management.

### Scratch (CSR 0x009)

This register is available for scratchpad use. It is typically swapped with a GPR during exception processing.

### WBRCD (CSR 0x00A)

WBRCD stands for 'write barrier record'. This register records the occurrence of a pointer store operation done by an instruction using a particular register set. There is a separate bit for each register set in the machine. This register is used by the garbage collector (GC) to determine if a scan should occur on a set of registers.

### BAD\_INSTR (CSR 0x00B)

This register contains a copy of the exceptioned instruction.

## SEMA (CSR 0x00C) Semaphores

This register is available for system semaphore or flag use. The least significant bit is tied to the reservation address status input (rb\_i). It will be set if a SWC instruction was successful. The least significant bit is also cleared automatically when an interrupt (BRK) or interrupt return (RTI) instruction is executed. Any one of the remaining bits may also be cleared by an RTI instruction. This could be a busy status bit for the interrupt routine. Bits in this CSR may be set or cleared with one of the CSRxx instructions. This register has individual bit set / clear capability.

Semaphore	Usage Convention				
0	LDDR / STDC status bit				
1	system garbage collection protector				
2	system				
3	input / output focus list				
4	keyboard				
5	system busy				
6	memory management				

## VM\_SEMA (CSR 0x00D) Semaphores

This register is available for system semaphore or flag use.

### KEYS - (CSR 0x00E)

This register contains the collection of keys associated with the process for the memory system. Each key is twenty bits in size. The register contains three keys. The combination of CSR 0x00E and 0x00F are searched in parallel for keys matching the one associated with the memory page.

79		60	59		40	39		20	19	0	
	key4			key3			key2		key	1	

### KEYS - (CSR 0x00F)

This register contains the collection of keys associated with the process for the memory system. Each key is twenty bits in size. The register contains three keys.

	59 40	39 20	19 0
key8	key7	key6	key5

### TCB (CSR 0x010)

This CSR register is reserved for use as a pointer to a control block for the currently running thread.

### WRS (CSR 0x011)

This register indicates which register sets are wired, or perpetually present in the core. Register sets beginning with register set #0 and progressing to the value supplied in this register are wired. There are only 16 register sets in the machine. Wiring too many register sets may make it difficult for the OS to switch threads.

## FSTAT (CSR 0x014) Floating Point Status and Control Register

The floating point status and control register may be read using the CSR instruction. Unlike other CSR's the control register has its own dedicated instructions for update. See the section on floating point instructions for more information.

Bit		Symbol	Description
63:44	~		reserved
43:40	PRC		Default precision
39:32	RGS		Register set
31:29	RM	rm	rounding mode
28	E5	inexe	- inexact exception enable
27	<b>E4</b>	dbzxe	- divide by zero exception enable
26	E3	underxe	- underflow exception enable
25	<b>E2</b>	overxe	- overflow exception enable
24	<b>E</b> 1	invopxe	- invalid operation exception enable
23	NS	ns	- non standard floating point indicator
Result St	atus		
22		fractie	- the last instruction (arithmetic or conversion) rounded intermediate result (or caused a disabled overflow exception)
21	RA	rawayz	rounded away from zero (fraction incremented)
20	SC	C	denormalized, negative zero, or quiet NaN
19	SL	neg <	the result is negative (and not zero)
18	SG	pos >	the result is positive (and not zero)
17	SE	zero =	the result is positive (and not zero) the result is zero (negative or positive)
16	SI	inf ?	the result is infinite or quiet NaN
		l .	the result is infinite of quiet (vary
Exception	1		
15	<b>X</b> 6	swt	{reserved} - set this bit using software to trigger an invalid operation
14	X5	inerx	- inexact result exception occurred (sticky)
13	X4	dbzx	- divide by zero exception occurred
12	Х3	underx	- underflow exception occurred
11	X2	overx	- overflow exception occurred
10	X1	giopx	- global invalid operation exception – set if any invalid operation exception has occurred
9	GX	gx	- global exception indicator – set if any enabled exception has happened
8	SX	sumx	- summary exception – set if any exception could occur if it was
0	5A	Sullix	enabled
			- can only be cleared by software
Exception	n Tvpe	Resolution	
7	X1T	cvt	- attempt to convert NaN or too large to integer
6	X1T	sqrtx	- square root of non-zero negative
5	X1T	NaNCmp	- comparison of NaN not using unordered comparison
	1111	- tur tomp	instructions
4	X1T	infzero	- multiply infinity by zero
3	X1T	zerozero	- division of zero by zero
2	X1T	infdiv	- division of infinities
1	X1T	subinfx	- subtraction of infinities
0	X1T	snanx	- signaling NaN

## DBADx (CSR 0x018 to 0x01B) Debug Address Register

These registers contain addresses of instruction or data breakpoints.

79 0 Address 79..0

## DBCR (CSR 0x01C) Debug Control Register

This register contains bits controlling the circumstances under which a debug interrupt will occur.

bits								
3 to 0	Enables a specific debug address register to do address m	•						
	the corresponding bit in this register is set and the address							
	(instruction or data) matches the address in the debug add	· · · · · · · · · · · · · · · · · · ·						
	register then a debug interrupt will be taken.							
17, 16	This pair of bits determine what should match the debug address							
	register zero in order for a debug interrupt to occur.							
	17:16							
	00 match the instruction address							
	01 match a data store address							
	10 reserved							
	11 match a data load or store address							
19, 18	This pair of bits determine how many of the address bits							
	match in order to be considered a match to the debug add							
	register. These bits are ignored when matching instructio	n addresses,						
	which are always half-word aligned.							
	19:18	Size						
	00 all bits must match	byte						
	01 all but the least significant bit should match	char						
	all but the two LSB's should match	half						
	all but the three LSB's should match	word						
23 to 20	Same as 16 to 19 except for debug address register one.							
27 to 24	Same as 16 to 19 except for debug address register two.							
31 to 28	Same as 16 to 19 except for debug address register three.							
55 to 62	These bits are a history stack for single stepping mode. A							
	will automatically disable single stepping mode and reco							
	step mode state on stack. Returning from an exception po	ps the						
	single step mode state from the stack.							
63	This bit enables SSM (single stepping mode)							

## DBSR (CSR 0x01D) - Debug Status Register

This register contains bits indicating which addresses matched. These bits are set when an address match occurs, and must be reset by software.

bit	
0	matched address register zero
1	matched address register one
2	matched address register two
3	matched address register three
63 to 4	not used, reserved

### CAS (CSR 0x02C) Compare and Swap

This register is to support the compare and swap (CAS) instruction. If the value in the addressed memory location identified by the CAS instruction is equal to the value in the CAS register, then the source register is written to the memory location, and the source register is loaded with the value 1. Otherwise if the value in the addressed memory location doesn't match the value in this register, then value at the memory location is loaded into the CAS register, and the source register is set to zero. No write to memory occurs if the match fails.



### TVEC (0x030 to 0x033)

These registers contain the address of the exception handling routine for a given operating level. TVEC[0] (0x030) is used directly by hardware to form an address of the interrupt routine. The lower eight bits of TVEC[0] are not used. The lower bits of the interrupt address are determined from the operating level. TVEC[1] to TVEC[3] are used by the REX instruction.

### CMDPARM (0x038 to 0x03D)

These registers are used to pass command parameters to the operating system.

### IM\_STACK (0x040)

This register contains the interrupt mask stack. When an exception or interrupt occurs, this register is shifted to the left and the low order bits are set to all ones, when an RTI instruction is executed this register is shifted to the right. On RTI the last stack entry is set to fifteen masking all interrupts on stack underflow. The low order four bits represent the current interrupt mask level. Only the low order 40 bits of the register are implemented.

### OL STACK (0x041)

This register contains the operating and data level stack. When an exception or interrupt occurs, this register is shifted to the left, when an RTI instruction is executed this register is shifted to the right. On RTI the last stack entry is set to zero which will select the machine operating level on stack underflow. The low order 20 bits are the code/stack operating level, bits 32 to 51 are the data operating level. Note there is extra unused space in this register to accommodate a change to more threads or greater stack depth. Bit 0,1 represent the current operating level. Bits 32,33 represent the current data level.

### PL STACK (0x042)

This register contains the privilege level stack. When an exception or interrupt occurs, this register is shifted to the left, when an RTI instruction is executed this register is shifted to the right. On RTI the last stack entry will be set to zero which will select privilege level zero on stack underflow. The low order eight bits of the register represent the current privilege level.

### RS\_STACK (0x043)

This register contains the register set selection stack. When an exception or interrupt occurs, this register is shifted to the left and register set #0 is selected, when an RTI instruction is executed this register is shifted to the right. On RTI the last stack entry will be set to zero which will select register set #0 on stack underflow.

### STATUS (0x044)

This register contains the interrupt mask, operating level, and privilege level.

Bitno	Field	Description
0 to 3	IM	active interrupt mask level
4 to 5	~	reserved
6 to 13	PL	privilege level
14 to 19	RS	register set selection – general purpose registers, this also controls which
		bounds register set is viewable in the CSRs.
20 to 21	~	reserved
24 to 27	Thrd	active thread
28 to 31	IRQ	The level of interrupt that caused the hardware BRK.
32	VCA	indicates that vector chaining was active prior to an exception
40 to 47	ASID	active address space identifier
48 to 49	FS	floating point state
50 to 51	XS	additional core extension state
55	MPRV	memory privilege: This bit when true (1) causes memory operations to
		use the first stack privilege level when evaluating privilege and
		protection rules. (Bits 0 to 13 in the status reg).
56 to 60	VM	These bits control virtual memory options. Note that multiple options
		may be present at the same time. At reset all the bits are set to zero.
63	SD	

### $VM_5$

Bit	Indicates	
0	1 = single bound	
1	1 = separate program and data bounds	
2	1 = lot protection system	
3	1 = simplified paged unit	
4	1 = paging unit	

## BRS\_STACK (0x046)

This register contains the register set selection stack for base and bounds registers. When an exception or interrupt occurs, this register is shifted to the left and the current status copied to the low order bits, when an RTI instruction is executed this register is shifted to the right and the status bits copied from the low order bits of the register. On RTI the last stack entry will be set to eight which will select register set #8 on stack underflow.

Normally the brs\_stack matches the rs\_stack, but it's convenient to have a different register for interrupt processing so that base and bounds register may be modified without switching the general-purpose register set.

### EIP (0x048 to 0x051)

This sets of registers contains the interrupt or exception stack of the instruction pointer register. The top of the stack is register 0x48. When an interrupt or exception occurs register 0x48 to 0x50 are copied to the next register and the instruction pointer is placed into register 0x48. When an RTI instruction is executed the instruction pointer is loaded from register 0x048 and registers

0x048 to 0x047 are loaded with the next register. Register 0x051 is loaded with the address of the break handler so that in the event of an underflow the break handler will be executed.

### CODEBUF (0x080 to 0x0BF)

This register range is for access to 64 adaptable code buffers. The code buffers are used by the EXEC instruction to execute code which may change at run-time.

### IQ CTR (0xFC0)

This register contains a 40-bit count of the number of instructions queued since the last reset.

### BM\_CTR (0xFC1)

This register contains a 40-bit counter of the number of branch misses since the last reset.

### IRQ\_CTR (0xFC3)

This register is reserved to contain a 40-bit count of the number of interrupt requests.

### BR CTR (0xFC4)

This register contains a 40-bit counter of the number of branches committed since the last reset.

### TIME (0xFE0)

The TIME register corresponds to the wall clock real time. This register can be used to compute the current time based on a known reference point. The register value will typically be a fixed number of seconds offset from the real wall clock time. The lower 32 bits of the register are driven by the tm\_clk\_i clock time base input which is independent of the cpu clock. The tm\_clk\_i input is a fixed frequency used for timing that cannot be less than 10MHz. The low order 32 bits represent the fraction of one second. The upper 32 bits represent seconds passed. For example, if the tm\_clk\_i frequency is 100MHz the low order 32 bits should count from 0 to 99,999,999 then cycle back to 0 again. When the low order 32 bits cycle back to 0 again, the upper 32 bits of the register is incremented. The upper 32 bits of the register represent the number of seconds passed since an arbitrary point in the past.

Note that this register has a fixed time basis, unlike the TICK register whose frequency may vary with the cpu clock. The cpu clock input may vary in frequency to allow for performance and power adjustments.

### INSTRET (0xFE1)

This register contains a count of the number of instructions retired (successfully completed) by the core.

### INFO (0xFF0 to 0xFFF)

This set of registers contains general information about the core including the manufacturer name, cpu class and name, and model number.

### **Caches**

### Overview


The core has both instruction and data caches to improve performance. Both caches are a two-level caches (L1, L2) allowing better performance. The first level cache is four-way set associative, the second level cache is also four-way set associative. The author initially had the first level cache fully associative based on a cam memory but found the resource requirements for the cam memory to be too large. The cache sizes of the instruction and data cache are available for reference from one of the INFO CSR registers.

### Instructions

Since the instruction format affects the cache design it is mentioned here. For this design instructions are a single size and fit into 128-bit bundles. Specific formats are listed under the instruction set description section of this book.

### L1 Instruction Cache

L1 is 2kB in size and made from distributed ram to get single cycle read performance. L1 is organized as 64 lines of 32-bytes. The following illustration shows the L1 cache organization for rtfItanium.



A 64-line cache was chosen as that matches the inherent size of single distributed ram component in the FPGA. It is the author's opinion that it would be better if the L1 cache were larger because it often misses due to its small size. However, using a larger distributed ram means going outside of the single lookup-table (LUT) and may then affect the clock cycle time. In short, the current design is an attempt to make it easy for the tools to create a fast implementation.

Note that supporting interrupts and cache misses, a requirement for a realistic processor design, adds complexity to the instruction stream. Reading the cache ram, selecting the correct instruction word and accounting for interrupts and cache misses must all be done in a single clock cycle.

While the L1 cache has single cycle reads it requires two clock cycles to update (write) the cache. The cache line to update needs to be provided by the tag memory which is unknown until after the tag updates.


One may have noticed the cache line size of 258 bits, the line size provides for two instruction bundles plus two bits which record error (tlb miss) state. One may also notice the lack of an instruction aligner, which is not required since instructions are fixed in size and processed as bundles.

### L2 Instruction Cache

L2 is 16kB in size implemented with block ram. L2 is organized as 512 lines of 32 bytes. There is more flexibility in the design of the L2 cache since it's made up of block ram components. Once again, the cache is too small in the author's opinion, but it represents a trade-off in use of block ram resources for the cpu core versus using the block ram for other purposes such as memory management or data cache. There are only so many block rams in the FPGA.

The L2 cache has a read latency of three clock cycles to try and get the best clock cycle time out of the cache. It feeds the L1 cache with a cache-line wide bus so that only a single transfer cycle is required to update the L1 cache.

## L2 Cache Organization



258 bit output to L1

A cache load reads two bundles. Cache line size is 32 bytes.

An input register is used to feed the L1 cache directly on a load so that it doesn't have to wait for a read of the L2 cache before proceeding, otherwise there would be an additional three cycle delay during a cache miss.

If there is an error during the fetch, the L1 cache line is loaded with a break instruction corresponding to the error. A subsequent instruction fetch will cause the processor to execute the error routing

The L2 cache is 16kB (512 rows \* 32 bytes) composed of block ram which has a three cycle read latency. The L2 cache is four-way set associative.

The L2 cache reads two words from memory on a cache line load. While data is loading into the L2 cache an input register is also loaded with the data, the input register is transferred to the L1 cache, this is done so that the L1 cache update doesn't have to wait for the three cycle read latency of the L2 cache. Also fed into the input register are instructions for error processing should an error occur during the cache load.

#### Data Cache

The data cache organization is similar to the instruction cache with the exception that the data cache needs to be able to accept data written by store instructions as well as providing read data. The data cache also supports unaligned data access. These features make the data cache more complex than the instruction cache. Some of the latency of the data cache can be hidden by the presence of non-memory operating instructions in the instruction queue and the ability of the core to overlap data fetches.

The data cache has two read ports allowing two load operations to be in progress at the same time. The policy for stores is write-through. Stores always write through to memory. Since stores follow a write-through policy the latency of the store operation depends on the external memory system.

### L1 Data Cache

Like the L1 instruction cache, the L1 data cache is 2kB in size, making use of 64 deep LUT rams. The data cache line size is 333 bits. 328 bits are required to support unaligned data access where the maximum overflow from a 256-bit region is 72 bits. Three bits are used to record error state. Like the I-cache the D-cache is four way set associative.

#### L2 Data Cache

The L2 data cache is organized as 512 lines of 32 bytes (16kB) and implemented with block ram. Access to the L2 data cache is multicycle. It isn't critical that the cache be able to update in single cycle as external memory access is bound to take many more cycles than a cache update. There is only a single write port on the data cache.

### Cache Enables

The instruction cache is always enabled to keep hardware simpler and faster. Otherwise an additional multiplexor and control logic would be required in the instruction stream to read from external memory.

For some operations it may desirable to disable the data cache so there is a data cache enable bit in control register #0. This bit may be set or cleared with one of the CSR instructions.

#### Cache Validation

A cache line is automatically marked as valid when loaded. The entire cache may be invalidated using the CACHE instruction. Individual cache lines may also be invalidated using the CACHE instruction.

#### Uncached Data Area

The address range \$F...FDxxxxx is an uncached 1MB data area. This area is reserved for I/O devices. The data cache may also be disabled in control register zero.

## **Write Buffering**

The core has a configurable seven entry write buffer to enhance performance of store operations. The core always writes-through to memory and at the same time the cache is updated if a cache hit occurs. Loads will not occur until after the write buffer is emptied to ensure that data loaded isn't stale,

### **Branch Predictor**

The branch predictor is a (2, 2) correlating predictor. The branch history is maintained in a 512-entry history table. It has three read ports for predicting branch outcomes, one port for each instruction in the fetch buffer. The branch predictor may be disabled by a bit in control register zero. When disabled all branches are predicted as not taken.

To conserve hardware the branch predictor uses a fifo that can queue up to two branch outcomes at the same time. Outcomes are removed from the fifo one at a time and used to update the branch history table which has only a single write port. In an earlier implementation of the branch predictor, two write ports were provided on the history table. This turned out to be relatively large compared to its usefulness.

Correctly predicting a branch turns the branch into a single-cycle operation. Branches are detected in the instruction fetch stage. During execution of the branch instruction the branch status is checked against the predicted status and if the two differ then a branch miss occurs. The miss address may be the branch's target address if the branch was supposed to be taken, otherwise it will be the address of the next instruction. If there was a branch miss, then the queue will be flushed, and new instructions loaded from the correct program path.

### **Branches**

### Target Address

Branches use absolute target addressing. The branch target field of the instruction is large enough that relative addressing is not required. Branching modifies the low order 23 bits of the instruction pointer while leaving the remaining bits as they are. Branching then takes place within an 8MB page of memory.

#### Performance

Branches should target the first slot (slot0) of a bundle for maximum performance. The core always fetches instructions at bundle aligned addresses. Branching into the middle of a bundle lowers performance because effectively fewer instructions are available for queueing. Branches should also be placed in the last slot (slot2) for maximum performance.

### **Clock Cycles**

Under absolutely ideal conditions, 0.33 clocks are required to perform a branch. Ideal conditions being the branch is located in instruction slot #2 (so that the prior two slots may be executing instructions). Also register values must already be valid and the branch prediction is correct. Branches are predicted and taken in the fetch stage of the processor.

The predictor is about 90% accurate. So, with an eight-entry instruction queue on average about  $\frac{1}{2}$  the queue has to be flushed or 4 entries. That occurs 10% of the time. Also, assuming the branch is not in the last slot, about 1.5 slots are wasted on average. So, an average number of clock cycles for a branch would be about (0.10 \* 4 + 0.33) \* 1.5 = 1.1 clock cycles (or 1 if rounding).

## **Sequence Numbers**

Sequence numbers are mentioned here because they are used by branch instructions to determine what to invalidate.

The core assigns a sequence number to each instruction as it enters the instruction queue. The purpose of the sequence number is to allow the core to determine which instructions should be invalidated because of a branch miss. All the instructions in the queue with a sequence number coming after the branch instruction's sequence number will be invalidated. The sequence number assigned is the next highest number above that which is already in the queue. As instructions commit to the machine state, the sequence numbers of following instructions are decremented by the value of the sequence number of the committing instruction. This keeps the sequence numbers within range of the number of queue entries while maintaining the ordering relationship between the numbers.

The sequence number mechanism allows the core to speculate across any number of branches that might be in the instruction queue.


## **Branch Target Buffer (BTB)**

The core has a 1k entry branch target buffer for predicting the target address of flow control instructions where the address is calculated and potentially unknown at time of fetch. Instructions covered by the BTB include jump-and-link, interrupt return and breakpoint instructions and branches to targets contained in a register.

### **Instruction Queue (ROB)**

The instruction queue is a multi-entry re-ordering buffer (ROB). The size of the instruction queue is configurable between 4 and 16 entries. The instruction queue tracks an instructions progress and provides a holding place for operands and results. Each instruction in queue may be in one of a number of different states. The instruction queue is a circular buffer with head and tail pointers. Instructions are queued onto the tail and committed to the machine state at the head.

## Instruction Queue – Re-order Buffer



The instruction queue is circular with eight slots. Each slot feeds a multiplexor which in turn feeds a functional unit. Providing arguments to the functional unit is done under the vise of issue logic. Output from the functional unit is fed back to the same queue slot that issued to the functional unit.

The queue slots are fed from the fetch buffers.

### Queue Rate

Up to three instructions may queue during the same clock cycle depending on the availability of queue slots.

### Sequence Numbers

The queue maintains a five-bit instruction sequence number which gives other operations in the core a clue as to the order of instructions. The sequence number is assigned when an instruction queues. The number assigned is one more than the maximum sequence number found in the queue. As instructions commit, the sequence numbers of all the remaining queue entries are decremented. This keeps the sequence number within five bits. Branch instructions need to know when the next instruction has queued in order to detect branch misses. The instruction pointer cannot be used to determine the instruction sequence because there may be a software loop at work which causes the instruction pointer to cycle backwards even though it's really the next instruction executing.

### Queueing of Flow Control Operations

Flow control operations are not done until sometime after the next instruction queues. This is necessary to determine address miss-predicts during the flow control operation. Waiting until the next instruction queues avoids the problem of false mis-predictions. A consequence of waiting for the next instruction to queue is that flow control operations may only issue from one of the first

seven queue slots relative to the head of the queue. Note however that if the instruction queue is full the flow control operation will issue anyway otherwise the core could become deadlocked. When the core issues a flow control operation because the queue is full it will most likely cause a branch-miss state, which may reduce performance.

## **Issue Logic**

Issue logic is responsible for assigning instructions to functional units. Instructions cannot be issued unless all operands are available, and the functional unit is also available.

The amount of issue logic required grows at a more than linear rate corresponding to the number of queue entries in the re-order buffer. This is in part due to the need for the issue logic to be synchronous in nature for an FPGA. There are more elegant ways to implement the issue logic using asynchronous loops, however these are not possible with an FPGA implementation. The amount of issue logic may be reduced by a core configuration define at some loss of performance. Since instructions that have just queued at the tail of the queue are unlikely to be ready to be processed the issue logic for those queue entries can be omitted. Instructions more towards the head of the queue will be more likely to be ready to issue.

#### Issue Rate

The functional units of rtfItanium include two alu's, two floating-point units, a memory unit, and a flow control unit (branch unit). Instructions may be issued to any and all functional units during a single clock cycle. The memory unit can handle two requests at the same time. As a result, up to seven instructions may be issued in a single clock cycle. In practice fewer instructions will be ready to be issued. The author has noted, with limited testing, that issuing a third memory operation in the same clock cycle is rarely done. The memory unit is typically 2/3 occupied or less.

## **Shift Operations**

The immediate constant for a shift is limited to six bits or the values 0 to 63. If it's required to shift by more than 63 bits two shift operations will be needed, or the value of the shift may come from a register.

### **Stores**

The write buffer is dual ported and will accept two store operations at the same time. They will be placed in the write queue in program order.

## **Fixed Point Arithmetic**

The core features the capability to perform fixed point arithmetic including addition, subtraction, multiplication and division. The point position is at ½ the machine width or 40 binary point positions.

## **Debug Mode**

In debug mode the core single steps one instruction at a time.

## **Exceptions**

## **External Interrupts**

There is very little difference between an externally generated exception and an internally generated one. An externally caused exception will force a BRK instruction into the instruction stream. The BRK instruction contains a cause code identifying the external interrupt source.

## **Polling for Interrupts**

To support managed code an interrupt polling instruction (PFI) is provided in the instruction set. In some managed code environments, it is not enough to disable and enable interrupts around critical code. The code must be effectively run with interrupt disabled all the time. This makes it necessary to poll for interrupts in software. For instance, stack prologue code may cause false pointer matches for the garbage collector because stack space is allocated before the contents are defined. If the GC scan occurs on this allocated but undefined area of memory, there could be false matches.

### **Effect on Machine Status**

The operating mode is always switched to the machine mode on exception. It's up to the machine mode code to redirect the exception to a lower operating mode when desired. Further exceptions at the same or lower interrupt level are disabled automatically. Machine mode code must enable interrupts at some point. This can be done automatically when the exception is redirected to a lower level by the REX instruction. The RTI instruction will also automatically enable further machine level exceptions.

## **Exception Stack**

The instruction pointer and status bits are pushed onto an internal stack when an exception occurs. This stack is only eight entries deep as that is the maximum amount of nesting that can occur. Further nesting of exceptions can be achieved by saving the state contained in the exception registers.

## **Exception Vectoring**

Exceptions are handled through a vector table. The vector table has four entries, one for each operating level the core may be running at. The location of the vector table is determined by TVEC[0]. If the core is operating at level three for instance and an interrupt occurs vector table address number three is used for the interrupt handler. Note that the interrupt automatically switches the core to operating level zero, privilege level zero. An exception handler at the machine level may redirect exceptions to a lower level handler identified in one of the vector registers. More specific exception information is supplied in the cause register.

Operating Level	Address (If TVEC[0] contains \$FFFC0000)	
0	\$FFFC0000	Handler for operating level zero
1	\$FFFC0020	
2	\$FFFC0040	
3	\$FFFC0060	

### Reset

The core begins executing instructions at address \$FFFFFFFFFFFC0100. All registers are in an undefined state. Register set #0 is selected.

### **Precision**

Exceptions in rtfItanium are precise. They are processed according to program order of the instructions. If an exception occurs during the execution of an instruction, then an exception field is set in the reorder buffer. The exception is processed when the instruction commits which happens in program order. If the instruction was executed in a speculative fashion, then no exception processing will be invoked unless the instruction makes it to the commit stage.

## **Exception Cause Codes**

The following table outlines the cause code for a given purpose. These codes are specific to rtfItanium. Under the HW column an 'x' indicates that the exception is internally generated by the processor; the cause code is hard-wired to that use. An 'e' indicates an externally generated interrupt, the usage may vary depending on the system.

Cause		HW	Description
Code		11 11	Description
Code			
1	IBE	X	instruction bus error
2	EXF	X	Executable fault
4	TLB	X	tlb miss
			FMTK Scheduler
128		e	
129	KRST	e	Keyboard reset interrupt
130	MSI	e	Millisecond Interrupt
131	TICK	e	
156	KBD	e	Keyboard interrupt
157	GCS	e	Garbage collect stop
158	GC	e	Garbage collect
159	TSI	e	FMTK Time Slice Interrupt
3			Control-C pressed
20			Control-T pressed
26			Control-Z pressed
32	SSM	X	single step
33	DBG	X	debug exception
34	TGT	X	call target exception
35	MEM	X	memory fault
36	IADR	X	bad instruction address
37	UNIMP	X	unimplemented instruction
38	FLT	X	floating point exception
39	CHK	X	bounds check exception
40	DBZ	X	divide by zero
41	OFL	X	overflow
	FLT	X	floating point exception
47			
48	ALN	X	data alignment
49			
50	DWF	X	Data write fault
51	DRF	X	data read fault
52	SGB	X	segment bounds violation
53	PRIV	X	privilege level violation
54	CMT	X	commit timeout
55	BD	X	branch displacement
56	STK	X	stack fault
57	CPF	X	code page fault

58	DPF	X	data page fault	
60	DBE	X	data bus error	
61				
62	NMI	X	Non-maskable interrupt	
240	SYS		Call operating system (FMTK)	
241			FMTK Schedule interrupt	
255	PFI		reserved for poll-for-interrupt instruction	

### **DBG**

A debug exception occurs if there is a match between a data or instruction address and an address in one of the debug address registers.

### **IADR**

This exception is currently not implemented but reserved for the purpose of identifying bad instruction addresses. If the two least significant bits of the instruction address are non-zero then this exception will occur.

### **UNIMP**

This exception occurs if an instruction is encountered that is not supported by the processor. It is not currently implemented.

### OFL

If an arithmetic operation overflows (multiply, add, or shift) and the overflow exception is enabled in the arithmetic exception enable register then an OFL exception will be triggered.

### **FLT**

A floating-point exception is triggered if an exceptional condition occurs in the floating-point unit and the exception is enabled. Please see the section on floating-point for more details.

### DRF, DWF, EXF

Data read fault, data write fault, and execute fault are exceptions that are returned by the memory management unit when an attempt is made to access memory for which the corresponding access type is not allowed. For instance, if the memory page is marked as non-executable an attempt is made to load the instruction cache from the page then an execute fault EXF exception will occur.

### CPF, DPF

The code page fault and data page fault exceptions are activated by the mmu if the page is not present in memory. Access may be allowed but simply unavailable.

### **PRIV**

Some instructions and CSR registers are legal to use only at a higher operating level. If an attempt is made to use the privileged instruction by a lower operating level, then a privilege violation exception may occur. For instance, attempting to use RTI instruction from user operating level.

### STK

If the value loaded into one of the stack pointer registers (the stack point sp or frame pointer fp) is outside of the bounds defined by the stack bounds registers, then a stack fault exception will be triggered.

### **DBE**

A timeout signal is typically wired to the err\_i input of the core and if the data memory does not respond with an ack\_i signal fast enough an error will be triggered. This will happen most often when the core is attempting to access an unimplemented memory area for which no ack signal is generated. When the err\_i input is activated during a data fetch, an exception is flagged in a result register for the instruction. The core will process the exception when the instruction commits. If the instruction does not commit (it could be a speculated load instruction) then the exception will not be processed.

### **IBE**

A timeout signal is typically wired to the err\_i input of the core and if the instruction memory does not respond with an ack\_i signal fast enough and error will be triggered. This will happen most often when the core is attempting to access an unimplemented memory area for which no ack signal is generated. When the err\_i input is activated during an instruction fetch, a breakpoint instruction is loaded into the cache at the address of the error.

### NMI

The core does not currently support non-maskable interrupts. However, this cause value is reserved for that purpose.

### BD

The core will generate the BD (branch displacement) exception if a branch instruction points back to itself. Branch instructions in this sense include jump (JMP) and call (CALL) instructions.

## Bundle Format:

127	120	119	80	79	40	39 0	
Temp	olate <sub>8</sub>		Slot2	Slot1		Slot0	

# **Instruction Formats:**

Imm	ediat	te <sub>7</sub>	Α	R		Immed	15	Rs1 <sub>6</sub>	Opcode <sub>4</sub>	Rd <sub>6</sub>	ML
Imm	ediat	te <sub>7</sub>	Α	R	I	mmed <sub>9</sub>	Rs2 <sub>6</sub>	Rs1 <sub>6</sub>	Opcode <sub>4</sub>	Immed <sub>6</sub>	MS
Imm	ediat	te <sub>7</sub>	Α	R	I	Immed <sub>9</sub> DC <sub>3</sub>		Rs1 <sub>6</sub>	Eh <sub>4</sub>	Immed <sub>6</sub>	CACHE
	~7		Α	R	~3	<b>~</b> 6	Rs2 <sub>6</sub>	636	Dh <sub>4</sub>	636	PUSH
Imm	ediat	te <sub>7</sub>	Α	R		Immed	15	636	Bh <sub>4</sub>	636	PUSHC
Funct <sub>5</sub>		Immed <sub>2</sub>	Α	R	$Sc_3$	Rs3 <sub>6</sub>	Immed <sub>6</sub>	Rs1 <sub>6</sub>	Opcode <sub>4</sub>	$Rd_6$	MLX
Funct <sub>5</sub>		Immed <sub>2</sub>	Α	R	$Sc_3$	Rs3 <sub>6</sub>	Rs2 <sub>6</sub>	Rs1 <sub>6</sub>	Opcode <sub>4</sub>	Immed <sub>6</sub>	MSX
Funct <sub>4</sub>	0	~2	Α	R	$Sz_3$	<b>~</b> 6	Rs2 <sub>6</sub>	Rs1 <sub>6</sub>	Bh <sub>4</sub>	$Rd_6$	AMO
Funct <sub>4</sub>	1	$Immed_2$	Α	R	$Sz_3$	Imr	ned <sub>12</sub>	Rs1 <sub>6</sub>	Bh <sub>4</sub>	$Rd_6$	AMOI
145		$Immed_2$	Α	R	$Sc_3$	Rs3 <sub>6</sub>	$DC_3$ $IC_3$	Rs1 <sub>6</sub>	$Fh_4$	$Immed_6$	CACHEX
255		~2	~	~	~3	<b>~</b> 6	<b>~</b> <sub>6</sub>	<b>~</b> 6	Opcode <sub>4</sub>	<b>~</b> <sub>6</sub>	MEMDB
245		~2	~	~	~3	<b>~</b> 6	<b>~</b> 6	<b>~</b> 6	Opcode <sub>4</sub>	~6	MEMSB
Imm	Immediate <sub>7</sub> Op <sub>2</sub> Imm			Immed	15	Rs1 <sub>6</sub>	Opcode <sub>4</sub>	$Rd_6$	RI		
Funct <sub>5</sub>		$0_2$		$0_{2}$	~3	<b>~</b> 6	<b>~</b> 6	Rs1 <sub>6</sub>	14	$Rd_6$	R1
Funct <sub>5</sub>		Funct2 <sub>2</sub>		$0_{2}$	$Sz_3$	Rs3 <sub>6</sub>	Rs2 <sub>6</sub>	Rs1 <sub>6</sub>	Opcode <sub>4</sub>	$Rd_6$	R3
Funct <sub>5</sub>		Funct2 <sub>2</sub>		$0_{2}$	Sz <sub>3</sub>	Rs3 <sub>6</sub>	Rs2 <sub>6</sub>	Rs1 <sub>6</sub>	Opcode <sub>4</sub>	$Rd_6$	SHIFT
Funct <sub>5</sub>		Funct2 <sub>2</sub>		$0_{2}$	Sz <sub>3</sub>	Rs3 <sub>6</sub>	Immed <sub>6</sub>	Rs1 <sub>6</sub>	Opcode <sub>4</sub>	$Rd_6$	SHIFTI
Funct <sub>4</sub>		$Rg_3$	О	W	~3	Rs3 <sub>6</sub>	$Bw_6$	Bo <sub>6</sub>	Bh <sub>4</sub>	$Rd_6$	BF
Funct <sub>4</sub>		$Rg_3$	О	В	$W_4$	Rs3 <sub>6</sub>	$Rs2_6$	$\mathrm{Bo}_6$	Bh <sub>4</sub>	$Rd_6$	BFINS
			lress	225			Rs2 <sub>6</sub>	Rs1 <sub>6</sub>	Opcode <sub>4</sub>	Ad <sub>42</sub> Cond <sub>3</sub>	Bcc
			lress				Bitno <sub>61</sub>	Rs1 <sub>6</sub>	5h <sub>4</sub>	$Ad_{42}$ $B_0$ $Cn_2$	BBS
		Add	lress	225			Immed <sub>6</sub>	Rs1 <sub>6</sub>	Opcode <sub>4</sub>	Ad <sub>42</sub> Imm <sub>3</sub>	BEQI
		<b>~</b> 9			~3	Rs3 <sub>6</sub>	Rs2 <sub>6</sub>	Rs1 <sub>6</sub>	2h <sub>4</sub>	~₂ Cond₄	BRG
	~9 ~3 ~6			<b>~</b> <sub>6</sub>	~6	3h <sub>4</sub>	~6	NOP			
Imm	ediat	te <sub>7</sub>		<b>~</b> 2		Immed	15	Rs1 <sub>6</sub>	$8h_6$	616	JAL
					Address	S378			Opcode <sub>4</sub>	Address <sub>72</sub>	CALL
		Imme	ediate				616	636	Bh <sub>4</sub>	636	RET

Н	$0_{4}$	^	<b>1</b> 5		Cause <sub>8</sub>	~2	Imask <sub>4</sub>	Rs1 <sub>6</sub>	Fh <sub>4</sub>	~6	BRK
0	14	~	<b>-</b> 5		2558	~2	04	$0_{6}$	Fh <sub>4</sub>	~6	PFI
	$0_{5}$		~7		<b>~</b> 6		<b>~</b> 6	Rs1 <sub>6</sub>	Eh <sub>4</sub>	Sema <sub>6</sub>	RTI
	15	~	<b>'</b> 5	]	PrivLvl <sub>8</sub>	$T_2$	Imask <sub>4</sub>	Rs1 <sub>6</sub>	Eh <sub>4</sub>	~6	REX
	$2_{5}$		~7		<b>~</b> <sub>6</sub>		<b>~</b> 6	<b>~</b> 6	Eh <sub>4</sub>	~6	SYNC
	35		~7		<b>~</b> 6	~2	Imask <sub>4</sub>	Rs1 <sub>6</sub>	Eh <sub>4</sub>	Rd <sub>6</sub>	SEI
	45		~7		Immed <sub>6</sub> Rs2 <sub>6</sub>		Rs1 <sub>6</sub>	Eh <sub>4</sub>	~6	WAIT	
	Immedia	te <sub>7</sub>	~	]	mmed <sub>9</sub>		Rs2 <sub>6</sub>	Rs1 <sub>6</sub>	Ch <sub>4</sub>	Immed <sub>6</sub>	CHKI
		~12			Rs3 <sub>6</sub>		Rs2 <sub>6</sub>	Rs1 <sub>6</sub>	Dh <sub>4</sub>	~6	CHK
]	Funct <sub>5</sub>	Pre	ec <sub>4</sub>	$Rm_3$	Rs3 <sub>6</sub>		Rs2 <sub>6</sub>	Rs1 <sub>6</sub>	Opcode <sub>4</sub>	$Rd_6$	FLT3
	<b>~</b> 5	Pre	ec <sub>4</sub>	$Rm_3$	$\mathrm{Op}_6$		Rs2 <sub>6</sub>	Rs1 <sub>6</sub>	14	$Rd_6$	FLT2
	Immediate <sub>7</sub> Op <sub>2</sub>				Immedia	te <sub>15</sub>		Rs1 <sub>6</sub>	Opcode <sub>4</sub>	$Rd_6$	FLTLDI
Op <sub>2</sub>	$Op_2$ $OL_2$ $\sim_3$ $O_2$ $\sim_3$		~3	Reg	Regno <sub>12</sub>		Rs1 <sub>6</sub>	54	$Rd_6$	CSR	
	Funct <sub>5</sub>	Cm	nd <sub>4</sub>		~11		Tn <sub>4</sub>	Rs1 <sub>6</sub>	Opcode <sub>4</sub>	Rd <sub>6</sub>	TLB

Template bits 0 to 6 combined with the instruction slot number determine which functional unit the instructions is for. Template bit 7 is reserved and should be set to zero.

# **Memory Loads**

Opcode <sub>4</sub>	xx00	xx01	xx10	xx11
00xx	LDB	LDW	LDP	LDD
01xx	LDBU	LDWU	LDPU	LDDR
10xx	LDT	LDO		{AMO}
11xx	LDTU	LDOU	LEA	{MLX}

# **Indexed Memory Loads**

Funct <sub>5</sub>	xx000	xx001	xx010	xx011	xx100	xx101	xx110	xx111
00xx	LDBX	LDWX	LDPX	LDDX	LDBUX	LDWUX	LDPUX	LDDRX
01xx	LDTX	LDOX			LDTUX	LDOUX	LEAX	
10xx								
11xx								

## AMO

Funct <sub>5</sub>	xx000	xx001	xx010	xx011	xx100	xx101	xx110	xx111
00xx	AMOSWAP	AMOSWAPI	AMOADD	AMOADDI	AMOAND	AMOANDI	AMOOR	AMORI
01xx	AMOXOR	AMOXORI	AMOSHL	AMOSHLI	AMOSHR	AMOSHRI	AMOMIN	AMOMINI
10xx	AMOMAX	AMOMAXI	AMOMINU	AMOMINUI	AMOMAXU	AMOMAXUI		
11xx								

# **Memory Stores**

Opcode <sub>4</sub>	xx00	xx01	xx10	xx11
00xx	STB	STW	STP	STD
01xx				STDC
10xx	STT	STO	CAS	PUSHC
11xx	TLB	PUSH	CACHE	{MSX}

# **Indexed Memory Stores / Misc**

Funct <sub>5</sub>	xx000	xx001	xx010	xx011	xx100	xx101	xx110	xx111
00xx	STBX	STWX	STPX	STDX				STDCX
01xx	STTX	STOX	CASX				CACHE	
10xx								
11xx	MEMSB	MEMDB						

## **Flow Control**

Opcode <sub>4</sub>	xx00	xx01	xx10	xx11
00xx	Bcc	BLcc	BRcc	NOP
01xx	FBcc	BBc	BEQ#	BNE#
10xx	JAL	JMP	CALL	RET
11xx	CHK#	СНК	RTI / REX / Misc	BRK

# **Floating Point**

Opcode<sub>4</sub> - Bits 6 to 9

Opcode <sub>4</sub>	xx00	xx01	xx10	xx11
00xx		{FLT2}	FAND#	FOR #
01xx	FMA	FMS	FNMA	FNMS
10xx				
11xx				

Op<sub>6</sub> – Bits 22 to 27

	x0	x1	x2	x3	x4	x5	х6	x7	x8	x9	xA	хB	хC	хD	хE	xF
0x					FADD	FSUB	FCMP		FMUL	FDIV			FAND	FOR		
1x	FMOV		FTOI	ITOF	FNEG	FABS	FSIGN	FMAN	FNABS	FCVTSD		FCVTSQ	FSTAT	FSQRT		
2x	FTX	FCX	FEX	FDX	FRM					FCVTDS						
3x							FSYNC		FSLT	FSGE	FSLE	FSGT	FSEQ	FSNE	FSUN	

Unit		
1	Branch	
2	Integer	
3	Floating Point	
4	Memory Load	
5	Memory Store	
6		
7		

# Integer ALU {bits 32, 31, Opcode<sub>4</sub>}

	x0	x1	x2	x3	x4	x5	x6	x7	x8	x9	xA	хB	хC	хD	хE	xF
0x		{R1}	{R3}	{R3}	ADD	CSR	CMP	CMPU	AND	OR	XOR	{BF}	BLEND			MULF
1x	SLT	SGE	SLE	SGT	SLTU	SGEU	SLEU	SGTU	SEQ	SNE		{BF}	BYTNDX	WYDNDX		
2x	MUL	MULU	DIV	DIVU	MOD	MODU			MADF			{BF}				
3x	FXMUL				ADDS1	ADDS2	ADDS3		ANDS1	ANDS2	ANDS3	{BF}	ORS1	ORS2	ORS3	

## ALU-R3 Format {Funct<sub>5</sub>, bit 6}

	x0	x1	x2	x3	x4	x5	х6	x7	x8	x9	xA	хB	хC	xD	хE	xF
0x	MULH	MULUH	ADDV	SUBV	ADD	SUB	CMP	CMPU	AND	OR	XOR		NAND	NOR	XNOR	MULF
1x	SLT	SGE	SLE	SGT	SLTU	SGEU	SLEU	SGTU	SEQ	SNE		CMOVNZ	MIN	MAX	PTRDIF	
2x	MUL	MULU	DIV	DIVU	MOD	MODU			MADF	MUX	BYTNDX	WYDNDX	MAJ	AVG		
3x	FXMUL	FXDIV	SHL	ASL	SHR	ASR	ROL	ROR	SHL#	ASL#	SHR #	ASR #	ROL#	ROR#	BMM	

## **ALU – R1 Format Funct**<sub>5</sub>

	x0	x1	x2	x3	x4	x5	х6	x7	x8	x9	xA	хB	хC	хD	хE	хF
0x	CNTLZ	CNTLO	CNTPOP	COM	ABS	NOT	ISPTR	NEG	ZXT	ZXC	ZXB	ZXP	ZXO			
1x	MOV								SXT	SXC	SXB	SXP	SXO			

## Templates

Template	Slot0	Slot1	Slot2
00	Mem Unit	Int Unit	Int Unit
01	Mem Unit	Int Unit	Int Unit
02	Mem Unit	Int Unit	Int Unit
03	Mem Unit	Int Unit	Int Unit
04	Mem Unit		
05	Mem Unit		
06			
07			
08	Mem Unit	Mem Unit	Int Unit
09	Mem Unit	Mem Unit	Int Unit
0A	Mem Unit	Mem Unit	Int Unit
0B	Mem Unit	Mem Unit	Int Unit
0C	Mem Unit	FP Unit	Int Unit
0D	Mem Unit	FP Unit	Int Unit
0E	Mem Unit	Mem Unit	FP Unit
0F	Mem Unit	Mem Unit	FP Unit
10	Mem Unit	Int Unit	Branch Unit
11	Mem Unit	Int Unit	Branch Unit
12	Mem Unit	Branch Unit	Branch Unit
13	Mem Unit	Branch Unit	Branch Unit
14			
15			
16	Branch Unit	Branch Unit	Branch Unit
17	Branch Unit	Branch Unit	Branch Unit
18	Mem Unit	Mem Unit	Branch Unit
19	Mem Unit	Mem Unit	Branch Unit
1A			
1B			
1C	Mem Unit	FP Unit	Branch Unit
1D	Mem Unit	FP Unit	Branch Unit
1E			
1F			

Template         Slot0         Slot1         Slot2           00         Int         Int         Int           01         MemLd         Int         Int           02         Int         MemLd         Int           03         MemLd         MemLd         Int           04         Int         Int         MemLd         Int           05         MemLd         Int         MemLd         MemLd           06         Int         MemLd         MemLd         MemLd           06         Int         MemLd         MemLd         MemLd           06         Int         MemLd         MemLd         MemLd           07         MemLd         Int				
O1 MemLd Int Int O2 Int MemLd Int O3 MemLd MemLd Int O4 Int Int MemLd O5 MemLd Int MemLd O6 Int MemLd MemLd O7 MemLd MemLd MemLd O8 Branch Int Int O9 Int Branch Int O9 Int Branch Int OC Branch Int Branch OC Branch Branch Branch OF* FP Int Int I0 int FP int I1* FP FP int I12* Int Int FP I3* FP Int FP I5 FP FP I6 Branch MemLd MemLd I7 MemLd Branch MemLd I8 Branch Branch MemLd I8 Branch Branch MemLd I8 Branch MemLd I9 MemLd Branch MemLd IA Branch Branch MemLd IA Branch Branch MemLd IB Branch Branch MemLd IB Branch Branch MemLd IB Branch Branch MemLd IB Branch Branch Branch MemLd IA Branch Branch Branch Branch IB Branch Branch Branch IB Branch Branch Branch IB Branch Branch Branch IB Branch Branch Branch IC* Branch FP FP ID* FP Branch FP	Template	Slot0	Slot1	Slot2
02IntMemLdInt03MemLdMemLdInt04IntIntMemLd05MemLdIntMemLd06IntMemLdMemLd07MemLdMemLdMemLd08BranchIntInt09IntBranchInt0ABranchBranchInt0BIntIntBranch0CBranchIntBranch0DIntBranchBranch0F*FPIntInt10intFPint11*FPFPint12*IntIntFP13*FPIntFP14*IntFPFP16BranchMemLdMemLd17MemLdBranchMemLd18BranchBranchMemLd19MemLdBranchMemLd1ABranchMemLdBranch1BMemLdBranchBranch1C*BranchFPFP1D*FPBranchFP	00	Int	Int	Int
03MemLdMemLdInt04IntIntMemLd05MemLdIntMemLd06IntMemLdMemLd07MemLdMemLdMemLd08BranchIntInt09IntBranchInt0ABranchBranchInt0BIntIntBranch0CBranchIntBranch0DIntBranchBranch0EBranchBranchBranch0F*FPIntInt10intFPint11*FPFPint12*IntIntFP13*FPIntFP14*IntFPFP16BranchMemLdMemLd17MemLdBranchMemLd18BranchBranchMemLd19MemLdBranchMemLd1ABranchMemLdBranch1BMemLdBranchBranch1C*BranchFPFP1D*FPBranchFP1E*BranchBranchFP	01	MemLd	Int	Int
04IntIntMemLd05MemLdIntMemLd06IntMemLdMemLd07MemLdMemLdMemLd08BranchIntInt09IntBranchInt0ABranchBranchInt0BIntIntBranch0CBranchIntBranch0DIntBranchBranch0EBranchBranchBranch0F*FPIntInt10intFPint11*FPFPint12*IntIntFP13*FPIntFP14*IntFPFP15FPFPFP16BranchMemLdMemLd17MemLdBranchMemLd18BranchBranchMemLd19MemLdBranchMemLd1ABranchMemLdBranch1BMemLdBranchBranch1C*BranchFPFP1D*FPBranchFP1E*BranchBranchFP	02	Int	MemLd	Int
05 MemLd Int MemLd 06 Int MemLd MemLd 07 MemLd MemLd MemLd 08 Branch Int Int 09 Int Branch Int 09 Int Branch Int 00 Int Branch Int 00 Int Branch Branch 00 Branch Int Branch 00 Int Branch Branch 01 Int Branch Branch 02 Branch Branch Branch 05 FP Int Int 10 int FP int 11* FP FP int 12* Int Int FP 13* FP Int FP 14* Int FP 15 FP FP 16 Branch MemLd MemLd 17 MemLd Branch MemLd 18 Branch Branch MemLd 19 MemLd Branch MemLd 19 MemLd Branch Branch 10 Branch MemLd 11 Branch Branch 12* Branch Branch MemLd 12 Branch Branch MemLd 13 Branch Branch Branch MemLd 14 Branch Branch Branch 15 Branch Branch Branch 16 Branch Branch Branch 17 MemLd Branch Branch 18 Branch Branch Branch 19 MemLd Branch Branch 10 Branch Branch 10 Branch Branch 11 Branch Branch Branch 12 Branch FP 11 Branch FP	03	MemLd	MemLd	Int
06IntMemLdMemLd07MemLdMemLdMemLd08BranchIntInt09IntBranchInt0ABranchBranchInt0BIntIntBranch0CBranchIntBranch0DIntBranchBranch0EBranchBranchBranch0F*FPIntInt10intFPint11*FPFPint12*IntIntFP13*FPIntFP14*IntFPFP15FPFPFP16BranchMemLdMemLd17MemLdBranchMemLd18BranchBranchMemLd19MemLdBranchMemLd1ABranchMemLdBranch1BMemLdBranchBranch1C*BranchFPFP1D*FPBranchFP1E*BranchBranchFP	04	Int	Int	MemLd
07         MemLd         MemLd         MemLd           08         Branch         Int         Int           09         Int         Branch         Int           0A         Branch         Branch         Int           0B         Int         Int         Branch           0C         Branch         Int         Branch           0D         Int         Branch         Branch           0E         Branch         Branch         Branch           0F*         FP         Int         Int           10         int         FP         int           10         int         FP         int           11*         FP         int         Int           12*         Int         Int         FP           13*         FP         Int         FP           14*         Int         FP         FP           15         FP         FP         FP           16         Branch         MemLd         MemLd         MemLd           17         MemLd         Branch         MemLd         MemLd           18         Branch         Branch         MemLd         B	05	MemLd	Int	MemLd
08BranchIntInt09IntBranchInt0ABranchBranchInt0BIntIntBranch0CBranchIntBranch0DIntBranchBranch0EBranchBranchBranch0F*FPIntInt10intFPint11*FPFPint12*IntIntFP13*FPIntFP14*IntFPFP15FPFPFP16BranchMemLdMemLd17MemLdBranchMemLd18BranchBranchMemLd19MemLdBranchMemLd1ABranchMemLdBranch1BMemLdBranchBranch1C*BranchFPFP1D*FPBranchFP1E*BranchBranchFP	06	Int	MemLd	MemLd
09IntBranchInt0ABranchBranchInt0BIntIntBranch0CBranchIntBranch0DIntBranchBranch0EBranchBranchBranch0F*FPIntInt10intFPint11*FPFPint12*IntIntFP13*FPIntFP14*IntFPFP15FPFPFP16BranchMemLdMemLd17MemLdBranchMemLd18BranchBranchMemLd19MemLdBranchMemLd1ABranchMemLdBranch1ABranchMemLdBranch1C*BranchFPFP1D*FPBranchFP1E*BranchBranchFP	07	MemLd	MemLd	MemLd
OA Branch Branch Int  OB Int Int Branch  OC Branch Int Branch  OD Int Branch Branch  OE Branch Branch Branch  OF* FP Int Int  OF* FP Int Int  OF* FP Int Int  OF* FP Int Int  OF* FP FP Int  OF* FP FP Int  OF* FP Int Int  OF* FP Int Int  OF* FP Int Int  OF* FP FP Int  OF* Int Int  OF* FP Int Int  OF* Int Int  OF* FP Int  OF* Int Int  OF* Int Int  OF* Int Int  OF*	08	Branch	Int	Int
OB Int Int Branch OC Branch Int Branch OD Int Branch Branch OE Branch Branch Branch OF* FP Int	09	Int	Branch	Int
OC         Branch         Int         Branch           0D         Int         Branch         Branch           0E         Branch         Branch         Branch           0F*         FP         Int         Int           10         int         FP         int           11*         FP         int         FP           12*         Int         Int         FP           13*         FP         Int         FP           14*         Int         FP         FP           15         FP         FP         FP           16         Branch         MemLd         MemLd         MemLd           17         MemLd         Branch         MemLd         MemLd           18         Branch         Branch         MemLd         Branch           1A         Branch         MemLd         Branch         Branch           1B         MemLd         Branch         Branch         FP           1D*         FP         Branch         FP           1D*         FP         Branch         FP	0A	Branch	Branch	Int
OD Int Branch Branch OE Branch Branch Branch OF* FP Int Int IO int FP int II* FP FP int II* FP FP Int FP II* Int FP II* FP Int FP II* FP	0B	Int	Int	Branch
OE         Branch         Branch         Branch           OF*         FP         Int         Int           10         int         FP         int           11*         FP         int         Int           12*         Int         Int         FP           13*         FP         Int         FP           14*         Int         FP         FP           15         FP         FP         FP           16         Branch         MemLd         MemLd           17         MemLd         Branch         MemLd           18         Branch         Branch         MemLd           19         MemLd         Branch         Branch           1A         Branch         MemLd         Branch           1B         MemLd         Branch         Branch           1C*         Branch         FP         FP           1D*         FP         Branch         FP           1E*         Branch         Branch         FP	0C	Branch	Int	Branch
OF*         FP         Int         Int           10         int         FP         int           11*         FP         FP         int           12*         Int         Int         FP           13*         FP         Int         FP           14*         Int         FP         FP           15         FP         FP         FP           16         Branch         MemLd         MemLd           17         MemLd         Branch         MemLd           18         Branch         Branch         MemLd           19         MemLd         Branch         Branch           1A         Branch         MemLd         Branch           1B         MemLd         Branch         Branch           1C*         Branch         FP         FP           1D*         FP         Branch         FP           1E*         Branch         Branch         FP	0D	Int	Branch	Branch
10         int         FP         int           11*         FP         int         Int         Int         Int         Int         Int         Int         Int         FP         Int         Int         FP         Int         Int         FP         Int         Int         FP         Int         FP         Int         FP         FP         Int         Int         FP         FP         Int         FP         FP         Int         Int         FP         FP         Int         Int<	0E	Branch	Branch	Branch
11*         FP         FP         int           12*         Int         Int         FP           13*         FP         Int         FP           14*         Int         FP         FP           15         FP         FP         FP           16         Branch         MemLd         MemLd           17         MemLd         Branch         MemLd           18         Branch         Branch         MemLd           19         MemLd         Branch         Branch           1A         Branch         MemLd         Branch           1B         MemLd         Branch         Branch           1C*         Branch         FP         FP           1D*         FP         Branch         FP           1E*         Branch         Branch         FP	0F*	FP	Int	Int
12*         Int         Int         FP           13*         FP         Int         FP           14*         Int         FP         FP           15         FP         FP         FP           16         Branch         MemLd         MemLd           17         MemLd         Branch         MemLd           18         Branch         Branch         MemLd           19         MemLd         MemLd         Branch           1A         Branch         MemLd         Branch           1B         MemLd         Branch         Branch           1C*         Branch         FP         FP           1D*         FP         Branch         FP           1E*         Branch         Branch         FP	10	int	FP	int
13*         FP         Int         FP           14*         Int         FP         FP           15         FP         FP         FP           16         Branch         MemLd         MemLd           17         MemLd         Branch         MemLd           18         Branch         Branch         MemLd           19         MemLd         MemLd         Branch           1A         Branch         MemLd         Branch           1B         MemLd         Branch         Branch           1C*         Branch         FP         FP           1D*         FP         Branch         FP           1E*         Branch         Branch         FP	11*	FP	FP	int
14*         Int         FP         FP           15         FP         FP         FP           16         Branch         MemLd         MemLd           17         MemLd         Branch         MemLd           18         Branch         Branch         MemLd           19         MemLd         MemLd         Branch           1A         Branch         MemLd         Branch           1B         MemLd         Branch         Branch           1C*         Branch         FP         FP           1D*         FP         Branch         FP           1E*         Branch         Branch         FP	12*	Int	Int	FP
15         FP         FP         FP           16         Branch         MemLd         MemLd           17         MemLd         Branch         MemLd           18         Branch         Branch         MemLd           19         MemLd         MemLd         Branch           1A         Branch         MemLd         Branch           1B         MemLd         Branch         Branch           1C*         Branch         FP         FP           1D*         FP         Branch         FP           1E*         Branch         Branch         FP	13*	FP	Int	FP
16         Branch         MemLd         MemLd           17         MemLd         Branch         MemLd           18         Branch         Branch         MemLd           19         MemLd         MemLd         Branch           1A         Branch         MemLd         Branch           1B         MemLd         Branch         Branch           1C*         Branch         FP         FP           1D*         FP         Branch         FP           1E*         Branch         Branch         FP	14*	Int	FP	FP
17 MemLd Branch MemLd 18 Branch Branch MemLd 19 MemLd MemLd Branch 1A Branch MemLd Branch 1B MemLd Branch Branch 1C* Branch FP FP 1D* FP Branch FP 1E* Branch Branch FP	15	FP	FP	FP
18 Branch Branch MemLd 19 MemLd MemLd Branch 1A Branch MemLd Branch 1B MemLd Branch Branch 1C* Branch FP FP 1D* FP Branch FP 1E* Branch Branch FP	16	Branch	MemLd	MemLd
19 MemLd MemLd Branch 1A Branch MemLd Branch 1B MemLd Branch Branch 1C* Branch FP FP 1D* FP Branch FP 1E* Branch Branch FP	17	MemLd	Branch	MemLd
1A Branch MemLd Branch 1B MemLd Branch Branch 1C* Branch FP FP 1D* FP Branch FP 1E* Branch Branch FP	18	Branch	Branch	MemLd
1BMemLdBranchBranch1C*BranchFPFP1D*FPBranchFP1E*BranchBranchFP	19	MemLd	MemLd	Branch
1C* Branch FP FP 1D* FP Branch FP 1E* Branch Branch FP	1A	Branch	MemLd	Branch
1D* FP Branch FP 1E* Branch Branch FP	1B	MemLd	Branch	Branch
1E* Branch Branch FP	1C*	Branch	FP	FP
	1D*	FP	Branch	FP
1F FP FP Branch	1E*	Branch	Branch	FP
	1F	FP	FP	Branch

Template	Slot0	Slot1	Slot2
20	Branch	FP	Branch
21	FP	Branch	Branch
22	MemLd	FP	FP
23	FP	MemLd	FP
24	MemLd	MemLd	FP
25	FP	FP	MemLd
26	MemLd	FP	MemLd
27	FP	MemLd	MemLd
28	MemSt	MemLd	MemLd
29	MemLd	MemSt	MemLd
2A	MemSt	MemSt	MemLd
2B	MemSt	MemLd	MemSt
2C	MemLd	MemSt	MemSt
2D	MemLd	MemLd	MemSt
2E	MemLd	MemSt	Int
2F	MemSt	MemLd	Int
30	Int	MemLd	MemSt
31	Int	MemSt	MemLd
32	MemLd	Int	MemSt
33	MemSt	Int	MemLd
34	Branch	MemLd	MemSt
35	Branch	MemSt	MemLd
36	MemLd	Branch	MemSt
37	MemSt	Branch	MemLd
38	MemLd	MemSt	Branch
39	MemSt	MemLd	Branch
3A*	FP	MemLd	MemSt
3B	FP	MemSt	MemLd
3C	MemLd	FP	MemSt
3D*	MemSt	FP	MemLd
3E*	MemLd	MemSt	FP
3F	MemSt	MemLd	FP

Template	Slot0	Slot1	Slot2
40*			
41	MemSt	Int	Int
42	Int	MemSt	Int
43	MemSt	MemSt	Int
44	Int	Int	MemSt
45	MemSt	Int	MemSt
46	Int	MemSt	MemSt
47	MemSt	MemSt	MemSt
48*	MemSt	FP	FP
49*	FP	MemSt	FP
4A*	MemSt	MemSt	FP
4B	FP	FP	MemSt
4C*	MemSt	FP	MemSt
4D	FP	MemSt	MemSt
4E	Branch	Int	MemLd
4F	Branch	Int	MemSt
50	Branch	Int	FP
51*	FP	Int	Branch
52	Branch	MemLd	Int
53	MemLd	Branch	Int
54	Int	Branch	MemLd
55	Int	MemLd	Branch
56	Branch	MemSt	MemSt
57	MemSt	Branch	MemSt
58	Branch	Branch	MemSt
59	MemSt	MemSt	Branch
5A	Branch	MemSt	Branch
5B	MemSt	Branch	Branch
5C	Branch	MemSt	Int
5D	Int	Branch	MemSt
5E	MemSt	Branch	Int
5F	MemSt	Int	Branch

Template	Slot0	Slot1	Slot2
60	Int	MemSt	Branch
61	MemLd	Int	Branch
62	FP	MemSt	Int
63	MemLd	FP	Int
64	FP	Int	MemLd
65	Int	MemLd	FP
66	FP	Branch	Int
67*	Int	FP	Branch
68	Branch	MemLd	FP
69	MemLd	FP	Branch
6A	FP	MemSt	Branch
6B	FP	Branch	MemLd
6C*	MemSt	FP	Int
6D	MemSt	Branch	FP
6E	Branch	FP	Int
6F	Int	FP	MemLd
70	FP	MemLd	Branch
71	FP	Int	MemSt
72	Int	Branch	FP
73	Branch	FP	MemLd
74			
75			
76			
77			
78			
79			
7A			
7B			
7C			
7D			
7E			
7F			

### **Instruction Descriptions**

**Execution Units:** this is the functional unit that the instruction is executed by.

#### **Clock cycles:**

This is a highly optimistic estimate of the number of clock cycles required to complete the operation. This estimate assumes all values required for the operation are available without delay. Under ideal circumstances many operations can complete in 1/3 of a clock cycle because there are enough functional units to service that many instructions at once.

### **Branch Unit**

The branch unit executes instructions that control the flow of program execution.

# **BAND** –Branch on Logical And

#### **Description**:

If the logical and of two registers is true, a target address is loaded into the instruction pointer. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB. Non-zero values are considered to be true and zero is considered to be false.

**Instruction Format**: Bcc, BRcc

**Operation**:

if (Rs1 && Rs2) ip[22:0] = target

Clock Cycles: 0.33 (Ideal) 1 (average)

**Execution Units:** Branch

### **BBC** –Branch if Bit Clear

### **Description**:

If the specified bit in a register is clear, the target address is loaded into the instruction pointer. Only the low order 23 bits of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The range of the branch is approximately 8MB.

**Instruction Format**: BBc

**Operation**:

if (Ra[bitno]=0) ip[22:0] = target

Clock Cycles: 0.33 (Ideal) 1 (average)

**Execution Units:** branch

**Exceptions**: branch target address

### **BBS** –Branch if Bit Set

### **Description**:

If the specified bit in a register is set, the target address is loaded into the instruction pointer. Only the low order 23 bits of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The range of the branch is approximately 8MB.

**Instruction Format**: BBc

**Operation**:

```
if (Ra[bitno]=1)
ip[22:0] = target
```

Clock Cycles: 0.33 (Ideal) 1 (average)

**Execution Units:** branch

**Exceptions**: branch target address

# **Bcc – Conditional Branch**

### **Description**:

If the branch condition is true, the target address is loaded into the instruction pointer. Only bits 0 to 22 of the instruction pointer are affected. If the instruction branches back to itself, a branch target exception will occur. The range of the branch is approximately 8MB.

**Instruction Format**: Bcc

Cond <sub>3</sub>	Mne.	
0	BEQ	Rs1 = Rs2 signed
1	BNE	$Rs1 \Leftrightarrow Rs2$
2	BLT / BGT	Rs1 < Rs2 or $Rs2 > Rs1$
3	BGE / BLE	Rs1 >= Rs2  or  Rs2 <= Rs1
4	reserved	
5	reserved	
6	BLTU	Rs1 < Rs2 (unsigned)
7	BGEU	Rs1 >= Rs2 (unsigned)

Clock Cycles: 0.33 (Ideal) 1 (average)

# **BEQ** –**Branch** if Equal

### **Description**:

If the two registers are equal, a target address is loaded into the instruction pointer. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB.

**Instruction Format**: Bcc, BRcc

**Operation**:

$$if (Rs1 = Rs2)$$
$$ip[22:0] = target$$

Clock Cycles: 0.33 (Ideal) 1 (average)

**Execution Units:** Branch

# **BEQI** –Branch if Equal Immediate

### **Description**:

If a register is equal to nine-bit sign extended value, a target address is loaded into the instruction pointer. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB. This instruction is particularly useful for implementing case statements based on small values.

**Instruction Format**: Bcc

There is no register target form for this instruction.

#### **Operation**:

```
if (Ra = Imm_9)
ip[22:0] = target
```

Clock Cycles: 0.33 (Ideal) 1 (average)

**Execution Units:** Branch

## **BGE** –**Branch** if **Greater** or **Equal**

### **Description**:

If the value in Rs1 is greater than or equal to the value in Rs2, a target address is loaded into the instruction pointer. The values are treated as signed numbers. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB.

**Instruction Format**: Bcc, BRcc

**Operation**:

if 
$$(Rs1 >= Rs2)$$
  
ip $[22:0] = target$ 

Clock Cycles: 0.33 (Ideal) 1 (average)

## **BGEU** –**Branch** if **Greater** or **Equal**

#### **Description**:

If the value in Rs1 is greater than or equal to the value in Rs2, a target address is loaded into the instruction pointer. The values are treated as unsigned numbers. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB.

**Instruction Format**: Bcc, BRcc

**Operation**:

if 
$$(Rs1 >= Rs2)$$
  
ip $[22:0] = target$ 

Clock Cycles: 0.33 (Ideal) 1 (average)

### **BGT** –Branch if Greater Than

### **Description**:

If the value in Rs2 is greater than the value in Rs1, a target address is loaded into the instruction pointer. The values are treated as signed numbers. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB. This is an alternate mnemonic for the BLT instruction. The register fields are swapped.

**Instruction Format**: Bcc, BRcc

**Operation**:

```
if (Rs2 > Rs1)
ip[22:0] = target
```

Clock Cycles: 0.33 (Ideal) 1 (average)

**Execution Units: Branch** 

### **BGTU** –Branch if Greater Than

#### **Description**:

If the value in Rs2 is greater than the value in Rs1, a target address is loaded into the instruction pointer. The values are treated as unsigned numbers. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB. This is an alternate mnemonic for the BLTU instruction.

**Instruction Format**: Bcc, BRcc

**Operation**:

```
if (Rs2 > Rs1)
ip[22:0] = target
```

Clock Cycles: 0.33 (Ideal) 1 (average)

## **BLE** –**Branch** if Less Than or Equal

### **Description**:

If the value in Rs2 is less than or equal to the value in Rs1, a target address is loaded into the instruction pointer. The values are treated as signed numbers. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB. This is an alternate mnemonic for the BGE instruction.

**Instruction Format**: Bcc, BRcc

**Operation**:

if 
$$(Rs2 \le Rs1)$$
  
ip $[22:0] = target$ 

Clock Cycles: 0.33 (Ideal) 1 (average)

## **BLEU –Branch if Less Than or Equal**

### **Description**:

If the value in Rs2 is less than or equal to the value in Rs1, a target address is loaded into the instruction pointer. The values are treated as unsigned numbers. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB. This is an alternate mnemonic for the BGEU instruction.

**Instruction Format**: Bcc, BRcc

**Operation**:

$$if (Rs2 \le Rs1)$$

$$ip[22:0] = target$$

Clock Cycles: 0.33 (Ideal) 1 (average)

**Execution Units: Branch** 

### **BLT** –Branch if Less Than

### **Description**:

If the value in Rs1 is less than the value in Rs2, a target address is loaded into the instruction pointer. The values are treated as signed numbers. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB.

**Instruction Format**: Bcc, BRcc

**Operation**:

```
if (Rs1 < Rs2) \\ ip[22:0] = target
```

Clock Cycles: 0.33 (Ideal) 1 (average)

### **BLTU** -Branch if Less Than

### **Description**:

If the value in Rs1 is less than the value in Rs2, a target address is loaded into the instruction pointer. The values are treated as unsigned numbers. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB.

**Instruction Format**: Bcc, BRcc

**Operation**:

```
if (Rs1 < Rs2) \\ ip[22:0] = target
```

Clock Cycles: 0.33 (Ideal) 1 (average)

# **BNAND** –Branch on Logical Nand

### **Description**:

If the logical nand of two registers is true, a target address is loaded into the instruction pointer. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB. Non-zero values are considered to be true and zero is considered to be false.

**Instruction Format**: Bcc, BRcc

**Operation**:

if (!(Ra && Rb)) ip[22:0] = target

Clock Cycles: 0.33 (Ideal) 1 (average)

**Execution Units:** Branch

## **BNE** –Branch if Not Equal

### **Description**:

If the two registers are not equal, a target address is loaded into the instruction pointer. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB.

**Instruction Format**: Bcc, BRcc

**Operation**:

if 
$$(Rs1 \Leftrightarrow Rs2)$$
  
ip[22:0] = target

Clock Cycles: 0.33 (Ideal) 1 (average)

**Execution Units:** Branch

## **BNOR** –**Branch on Logical Nor**

### **Description**:

If the logical or of two registers is false, a target address is loaded into the instruction pointer. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB. Non-zero values are considered to be true and zero is considered to be false.

**Instruction Format**: Bcc, BRcc

**Operation**:

```
if (!(Rs1 \parallel Rs2))
ip[22:0] = target
```

Clock Cycles: 0.33 (Ideal) 1 (average)

**Execution Units:** Branch

# **BOR** –Branch on Logical Or

### **Description**:

If the logical or of two registers is true, a target address is loaded into the instruction pointer. Only bits 0 to 22 of the instruction pointer are affected. If the branch branches back to itself a branch exception will be generated. The branch range is approximately 8MB. Non-zero values are considered to be true and zero is considered to be false.

**Instruction Format**: Bcc, BRcc

**Operation**:

if 
$$(Rs1 \parallel Rs2)$$
  
ip $[22:0] = target$ 

Clock Cycles: 0.33 (Ideal) 1 (average)

**Execution Units:** Branch

# **BRcc** – Conditional Branch to Register

### **Description**:

This instruction allows the target address to be supplied by a register, accommodating computed target addresses. If the branch condition is true, the target address is loaded into the instruction pointer. All bits of the instruction pointer are affected. If the instruction branches back to itself, a branch target exception will occur.

**Instruction Format**: BRcc

Cond <sub>4</sub>	Mne.	
0	BEQ	Rs1 = Rs2 signed
1	BNE	Rs1 <> Rs2
2	BLT / BGT	Rs1 < Rs2 or $Rs2 > Rs1$
3	BGE / BLE	Rs1 >= Rs2  or  Rs2 <= Rs1
4	BNAND	!(Rs1 && Rs2)
5	BNOR	!(Rs1    Rs2)
6	BLTU	Rs1 < Rs2 (unsigned)
7	BGEU	Rs1 >= Rs2 (unsigned)
8	FBEQ	Rs1 = Rs2 floating-point compare
9	FBNE	Rs1 != Rs2
A	FBLT	Rs1 < Rs2
В	FBLE	$Rs1 \le Rs2$
C	BAND	Rs1 && Rs2
D	BOR	Rs1    Rs2
Е	reserved	
F	FBUN	unordered comparison

#### **Clock Cycles:**

**Execution Units:** Branch

# **BRK – Hardware / Software Breakpoint**

#### **Description:**

Invoke the break handler routine. The break handler routine handles all the hardware and software exceptions in the core. A cause code is loaded into the CAUSE CSR register. The break handler should read the CAUSE code to determine what to do. The break handler is located by TVEC[0]. This address should contain a jump to the break handler. Note the reset address is \$F[...]FFC0100. An exception will automatically switch the processor to the machine level operating mode. The break handler routine may redirect the exception to a lower level using the REX instruction.

The core maintains an internal eight level interrupt stack for each of the following:

Item Stacked	CSR reg	
instruction pointer	ip_stack	
operating level	ol_stack	available as a single CSR
privilege level	pl_stack	available as a single CSR
interrupt mask	im_stack	available as a single CSR

If further nesting of interrupts is required, the stacks may be copied to memory as they are available from CSR's.

On stack underflow a break exception is triggered.

Hardware interrupts will cause a BRK instruction to be inserted into the instruction stream.

Because instructions are fetched in bundles a hardware interrupt always intercepts at a bundle address, and always returns to a bundle address.

#### **Instruction Format: BRK**

H = 1 =software interrupt – return address is next instruction

H = 0 = hardware interrupt – return address is current instruction

 $IMask_4$  = the priority level of the hardware interrupt, the priority level at time of interrupt is recorded in the instruction, the interrupt mask will be set to this level when the instruction commits. This field is not used for software interrupts and should be zero.

Cause Code = numeric code associated with the cause of the interrupt. The cause code is bitwise 'or'd with the value in register Rs1 to set the the cause CSR. Usually either one of the cause code field or Rs1 will be zero.

The empty instruction fields may be used to pass constant data to the break handler.

Operating Level	Address (If TVEC[0] contains \$FFFC0000)	
0	\$FFFC0000	Handler for operating level zero
1	\$FFFC0020	
2	\$FFFC0040	
3	\$FFFC0060	

### **CALL – Call Method**

#### **Description**:

This instruction loads the instruction pointer with a constant value specified in the instruction. In addition, the address of the instruction following the CALL is stored in the return address register r61. This instruction may be used to implement subroutine calls. The target return address register is assumed to be r61 by the instruction. In order to use a different register, the JAL instruction must be used.

#### **Instruction Format: CALL**

This format has a 256GB range. The format modifies only instruction pointer bits 0 to 37. The high order IP bits are not affected. Note that with the use of a mmu this address range is often sufficient.

If an address range greater than 38 bits is required, then the JAL instruction must be used.

**Execution Units:** Branch Unit

Clock Cycles: 0.33

**Notes:** 

Ideally the call instruction is placed in slot2 and targets an address in slot0. Many routines can be aligned on a bundle address. Since there are three instructions in a bundle the average extra space consumed by aligning routines on a bundle address is only 1.5 instruction words.

The call instruction executes immediately during the fetch stage of the core. This makes it much faster than a JAL.

# **CHK – Check Register Against Bounds**

### **Description**:

A register is compared to two values. If the register is outside of the bounds defined by Rs2 and Rs3 or an immediate value, then an exception will occur. Rs1 must be greater than or equal to Rs2 and Rs1 must be less than Rs3 or the immediate.

**Instruction Format**: CHK, CHKI

Clock Cycles: 0.33

**Execution Units:** Branch Unit

Exceptions: bounds check

**Notes:** 

The system exception handler will typically transfer processing back to a local exception handler.

## JAL – Jump-And-Link

### **Description**:

#### **Instruction Format**:

This instruction loads the instruction pointer with the sum of a register and a constant value specified in the instruction. In addition, the address of the instruction following the JAL is stored in the specified target register. This instruction may be used to implement subroutine calls and returns.

**Instruction Format**: RI

**Execution Units:** Branch

**Clock Cycles:** 4

This instruction may not take effect until it is executed during the execute stage of the processor. It will cause the pipeline to flush which will dump following instructions from the queue. Depending on the size of the queue an average of ½ the number of entries in the queue will be dumped.

# JMP – Jump to Address

### **Description**:

A jump is made to the address specified in the instruction.

**Instruction Format**: CALL

The format modifies only instruction pointer bits 0 to 37. The high order IP bits are not affected. This allows accessing code within a 256GB region of memory. Note that with the use of a mmu this address range is often sufficient.

**Execution Units:** Branch

Clock Cycles: 0.33

**Exceptions:** Branch target

Notes:

If an address range larger than 38 bits is required, then the value must be loaded into a register and the JAL instruction used.

The jump instruction executes immediately during the fetch stage of the core. This makes it much faster than a JAL.

JMP should be placed in slot2 for best performance.

## **NOP – No Operation**

### **Description**:

The NOP instruction doesn't perform any operation. NOP's are detected in the instruction fetch stage of the core and are not enqueued by the core. They do not occupy queue slots. Because NOPs don't occupy queue slots they may not be used to synchronize operations between instructions.

**Instruction Format: NOP** 

Clock Cycles: 0.33

**Execution Units:** Branch

**Exceptions**: none

### PFI – Poll for Interrupt

#### **Description**:

The poll for interrupt instruction polls the interrupt status lines and performs an interrupt service if an interrupt is present. Otherwise the PFI instruction is treated as a NOP operation. Polling for interrupts is performed by managed code. PFI provides a means to process interrupts at specific points in running software.

Note that the core records the address including the slot number of the PFI instruction as the exceptioned address. This may be in the middle of an instruction bundle. In the case where an exception is present instructions in the bundle following the PFI instruction are not executed. After completing the exception service routine the core will return to the instruction following the PFI instruction, this may be in the middle of an instruction bundle.

**Instruction Format: PFI** 

**Clock Cycles**: 0.33 (if no exception is present)

**Execution Units:** Branch

**Exceptions**: any outstanding hardware interrupts

### **RET – Return from Subroutine**

### **Description**:

This instruction performs a subroutine return by loading the instruction pointer with the contents of the return address register (r61). Additionally, the stack pointer is adjusted by a constant supplied in the instruction. The immediate constant is a multiple of two to keep the stack word aligned. The constant is also zero extended to the left.

**Instruction Format**: RET

PC = RASP = SP + Immediate \* 2

**Clock Cycles**: 1 (more if predicted incorrectly).

**Execution Units: Branch** 

**Exceptions**: none

Notes:

The registers used to implement the stack and return address are specified in the instruction format so different registers may be used. However, future versions of the core may not support this feature.

The RET instruction is detected and used at the fetch stage of the processor to update the RSB.

# **REX** – **Redirect Exception**

#### **Description**:

This instruction redirects an exception from an operating level to a lower operating level and privilege level. If the target operating level is hypervisor then the hypervisor privilege level (1) is set. If the target operating level is supervisor, then one of the supervisor privilege levels must be chosen (2 to 6). This instruction if successful jumps to the target exception handler and does not return. If this instruction fails execution will continue with the next instruction.

This instruction may fail if exceptions are not enabled at the target level.

When redirecting the target privilege level is set to the bitwise 'or' of an immediate constant specified in the instruction and register Rs1. One of these two values should be zero. The result should be a value in the range 2 to 255. The instruction will not allow setting the privilege level numerically less than the operating level.

The location of the target exception handler is found in the trap vector register for that operating level (tvec[xx]).

The cause (cause) and bad address (badaddr) registers of the originating level are copied to the corresponding registers in the target level.

The REX instruction also specifies the interrupt mask level to set for further processing.

Attempting to redirect the operating level to the machine level (0) will be ignored. The instruction will be treated as a NOP with the exception of setting the interrupt mask register.

#### **Instruction Format: REX**

Tgt <sub>2</sub>	
0	not used
1	redirect to hypervisor level
2	redirect to supervisor level
3	not used

**Clock Cycles:** 4

**Execution Units:** Branch

#### Example:

REX 5,12,r0 ; redirect to supervisor handler, privilege level two

; If the redirection failed, exceptions were likely disabled at the target level.

; Continue processing so the target level may complete it's operation.

RTI ; redirection failed (exceptions disabled ?)

#### **Notes:**

Since all exceptions are initially handled at the machine level the machine level handler must check for disabled lower level exceptions.

### **RTI** – **Return from Interrupt**

### **Description**:

Return from an interrupt or exception processing subroutine. The interrupted instruction pointer is loaded into the instruction pointer register. The internal interrupt stack is popped and the operating level, privilege level, interrupt mask level, and register set are reset to values before the exception occurred. Optionally a semaphore bit in the semaphore register is cleared. The least significant bit of the semaphore register (the reservation status bit) is always cleared by this instruction.

**Instruction Format: RTI** 

Semaphore[Sema<sub>6</sub>|[Rs1]] = 0 Semaphore[0] = 0

**Clock Cycles:** 8 minimum

**Execution Units:** Branch

### SEI – Set Interrupt Mask

SEI #3 SEI \$v0,#7

#### **Description**:

The interrupt level mask is set to the value specified by the instruction. The value used is the bitwise or of the contents of register Rs1 and an immediate  $(M_4)$  supplied in the instruction. The assembler assumes a mask value of fifteen, masking all interrupts, if no mask value is specified. Usually either  $M_4$  or Rs1 should be zero. The previous setting of the interrupt mask is stored in Rd.

**Instruction Format: SEI** 

### **Operation**:

Rd = im  $im = M_4 \mid Rs1$ 

## **SYNC -Synchronize**

### **Description**:

All instructions before the SYNC are completed and committed to the architectural state before instructions after the SYNC are issued. This instruction is used to ensure that the machine state is valid before subsequent instructions are executed.

**Instruction Format: SYNC** 

**Clock Cycles:** 1 \*varies depending on queue contents

**Execution Units:** Branch

Exceptions: none

**Notes:** 

This instruction may be used with CSR register access as the core does not provide bypassing on the CSR registers. Issuing a sync instruction before reading a CSR will ensure that any outstanding updates to the CSR will be completed before the read.

# **Integer Unit**

# **ABS – Absolute Value**

### **Description:**

This instruction takes the absolute value of a register and places the result in a target register.

**Instruction Format:** Integer R1

Clock Cycles: 0.33

**Execution Units:** Integer ALU

**Operation:** 

If Ra < 0 Rt = -Ra else Rt = Ra

### **ADD - Addition**

### **Description**:

Add two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction.

**Instruction Formats**: Integer RI and R3

The R3 format adds three registers together.

Clock Cycles: 0.33

Execution Units: All ALU's

Exceptions: none

**Notes:** 

## **ADDS1 – Addition Shifted 22 Bits**

#### **Description**:

Add a register and an immediate value shifted to the left 22 bits. The immediate constant associated with the RI form of the instruction is <u>sign</u> extended to the left and zero extended to the right of the constant supplied in the instruction. This instruction allows building an 80-bit constant in a register when combined with other shifting instructions.

**Instruction Format**: Integer RI

Clock Cycles: 0.33

**Execution Units:** All Integer ALUs

## **ADDS2 – Addition Shifted 44 Bits**

#### **Description**:

Add a register and an immediate value shifted to the left 44 bits. The immediate constant associated with the RI form of the instruction is <u>sign</u> extended to the left and zero extended to the right of the constant supplied in the instruction. This instruction allows building a 80-bit constant in a register when combined with other shifting instructions.

**Instruction Format**: Integer RI

Clock Cycles: 0.33

**Execution Units:** All Integer ALUs

Exceptions: none

## **ADDS3 – Addition Shifted 66 Bits**

#### **Description**:

Add a register and an immediate value shifted to the left 66 bits. The immediate constant associated with the RI form of the instruction is zero extended to the right of the constant supplied in the instruction. This instruction allows building a 80-bit constant in a register when combined with other shifting instructions.

**Instruction Format**: Integer RI

Clock Cycles: 0.33

**Execution Units:** All Integer ALUs

## **AND** – Bitwise And

### **Description**:

Perform a bitwise 'and' operation between operands. For the immediate form, the immediate constant is one extended to the left before use.

**Instruction Format**: RI, R3

Clock Cycles: 0.33

**Execution Units:** Integer

## ASL – Arithmetic Shift Left

#### **Description**:

Bits from the source register Rs1 are shifted left by the amount in register Rs2 or an immediate value. A zero is shifted into bit zero. A second operation which may be one of NOP, ADD or AND is performed between the first result and the value in register Rs3. The difference between this instruction and a SHL instruction is that ASL may cause an arithmetic overflow exception. SHL will never cause an exception.

The immediate constant for a shift is limited to six bits or the values 0 to 63. If it's required to shift by more than 63 bits two shift operations will be needed, or the value of the shift may come from a register.

**Instruction Format**: SHIFT, SHIFTI

Clock Cycles: 0.33

**Execution Units:** Integer

#### **Exceptions**:

An overflow exception may result if the bits shifted out from the MSB are not the same as the resulting sign bit and the exception is enabled in the AEC register. Exceptions are only caused by a word size operation.

#### **Instruction Encoding Info:**

Funct2 <sub>2</sub>	Operation
0	NOP
1	ADD
2	AND
3	reserved

## **ASR – Arithmetic Shift Right**

### **Description**:

Bits from the source register Rs1 are shifted right by the amount in register Rs2 or an immediate value. The sign bit is shifted into the most significant bits preserving the sign of the value. A second operation which may be one of NOP, ADD or AND is performed between the first result and the value in register Rs3.

The immediate constant for a shift is limited to six bits or the values 0 to 63. If it's required to shift by more than 63 bits two shift operations will be needed, or the value of the shift may come from a register.

**Instruction Formats**: SHIFT, SHIFTI

Clock Cycles: 0.33

**Execution Units:** Integer

Exceptions: none

**Instruction Encoding Info:** 

Funct2 <sub>2</sub>	Operation
0	NOP
1	ADD
2	AND
3	reserved

# AVG – Average Value

### **Description:**

This instruction averages two signed values in registers Rs1 and Rs2 and places the result in a target Rd register. The average is calculated as the sum of Rs1 and Rs2 plus one for rounding, then arithmetically shift right by one.

**Instruction Format:** R1

Clock Cycles: 0.33

**Execution Units:** Integer

**Operation:** 

Rd = (Rs1 + Rs2 + 1) / 2

# **BFCHG – Bitfield Change**

### **Description**:

A bitfield in the source specified by Da is inverted, the result is copied to the target register. Bo specifies the bit offset. Bw specifies the bit width. The bit width and offset may either be contained in a register or an immediate value.

**Instruction Format**: BF

Rg <sub>3</sub> Bit	
0	1 = Bo is a register spec, $0 = Bo$ is a six bit immediate
1	1 = Bw is a register spec, $0 = Bw$ is a six bit immediate
2	1

Clock Cycles: 0.33

**Execution Units:** Integer

## **BFCLR – Bitfield Clear**

### **Description**:

A bitfield is cleared in the target register. All bits are copied from a source Da (which is zero extended if an immediate value) except for bits identified by the bitfield which are set to zero in the target.

**Instruction Format**: BF

Rg <sub>3</sub> Bit	
0	1 = Bo is a register spec, $0 = Bo$ is a six bit immediate
1	1 = Bw is a register spec, $0 = Bw$ is a six bit immediate
2	1 = Da is a register spec, $0 = Da$ is an sixteen bit immediate

Clock Cycles: 0.33

**Execution Units:** Integer

Exceptions: none

**Notes:** 

Normally Da is a register which is the same as the target register Rt.

## **BFEXT – Bitfield Extract**

### **Description**:

A bitfield is extracted from the source register Da by shifting to the right and 'and' masking. The result is sign extended to the width of the machine. This instruction may be used to sign extend a value from an arbitrary bit position.

**Instruction Format**: BF

Rg <sub>3</sub> Bit	
0	1 = Bo is a register spec, $0 = Bo$ is a six bit immediate
1	1 = Bw is a register spec, $0 = Bw$ is a six bit immediate
2	1 = Da is a register spec, $0 = Da$ is an sixteen bit immediate

Clock Cycles: 0.33

**Execution Units:** Integer

Exceptions: none

**Notes:** 

While it is possible for Da to be a constant the instruction would not normally be used this way.

## **BFEXTU – Bitfield Extract**

### **Description**:

A bitfield is extracted from the source register Da by shifting to the right and 'and' masking. The result is <u>zero</u> extended to the width of the machine. This instruction may be used to zero extend a value from an arbitrary bit position.

**Instruction Format**: BF

Clock Cycles: 0.33

**Execution Units:** Integer

## **BFFFO – Bitfield Find First One**

### **Description**:

A bitfield contained in Da is searched beginning at the most significant bit to the least significant bit for a bit that is set. The index into the word of the bit that is set is stored in Rd. If no bits are set, then Rd is set equal to -1. To get the index into the bitfield of the set bit, subtract off the bitfield offset.

**Instruction Format**: BF

Rg <sub>3</sub> Bit	
0	1 = Bo is a register spec, 0 = Bo is a six bit immediate
1	1 = Bw is a register spec, $0 = Bw$ is a six bit immediate
2	1 = Da is a register spec, $0 = Da$ is an sixteen bit immediate

Clock Cycles: 0.33

**Execution Units:** Integer

## **BFINSI** – Bitfield Insert Immediate

### **Description**:

A bitfield is inserted into the target register Rd by combining a value read from Rs3 with a constant shifted to the left. The bitfield may not be larger than six bits. To accommodate a larger field multiple instructions can be used, or a value loaded into a register and the BFINS instruction used.

**Instruction Format**: Integer BFI

Rg <sub>2</sub> Bit	
0	1 = Bo is a register spec, $0 = Bo$ is a six bit immediate
1	1 = Bw is a register spec, $0 = Bw$ is a six bit
	immediate

Rg[1] bit should always be clear for this instruction

Clock Cycles: 1

**Execution Units:** ALU #0 Only

# **BMM – Bit Matrix Multiply**

BMM Rd, Rs1, Rs2

#### **Description**:

The BMM instruction treats the bits of register Rs1 and Rs2 as an 8x8 bit matrix, performs a bit matrix multiply of the two registers and stores the result in the target register. An alternate mnemonic for this instruction is MOR. Only the least significant 64 bits of the registers are used.

**Instruction Format**: Integer R3

Func <sub>2</sub>	Function
0	MOR
1	MXOR
2	MORT (MOR transpose)
3	MXORT (MXOR transpose)

### **Operation**:

$$\label{eq:for I = 0 to 7} for \ j = 0 \ to \ 7$$

 $Rt.bit[i][j] = (Ra[i][0] & Rb[0][j]) \mid (Ra[i][1] & Rb[1][j]) \mid \dots \mid (Ra[i][7] & Rb[7][j])$ 

**Clock Cycles:** 1

**Execution Units:** ALU #0 only

Exceptions: none

**Notes:** 

The bits are numbered with bit 63 of a register representing I,j = 0,0 and bit 0 of the register representing I,j = 7,7.

# BYTNDX – Byte Index

### **Description:**

This instruction searches Rs1 for a byte specified by Rs2 or an immediate value and places the index of the byte into the target register Rd. If the byte is not found -1 is placed in the target register. A common use would be to search for a null byte. The index result may vary from -1 to +9. The index of the first found byte is returned (closest to zero).

**Instruction Format:** R3

Clock Cycles: 0.33

**Execution Units:** Integer

**Operation:** 

Rd = Index of (Rs2 in Rs1)

## **CNTLO – Count Leading Ones**

#### **Description**:

Count the number of leading ones (starting at the MSB) in Rs1 and place the count in the target register.

**Instruction Format**: R1

Clock Cycles: 0.33

**Execution Units:** Integer

Exceptions: none

## **CNTLZ – Count Leading Zeros**

#### **Description**:

Count the number of leading zeros (starting at the MSB) in Rs1 and place the count in the target register.

**Instruction Format**: R1

Clock Cycles: 0.33

**Execution Units:** Integer

Exceptions: none

# **CNTPOP – Count Population**

### **Description**:

Count the number of one bits in Rs1 and place the count in the target register.

**Instruction Format**: R1

Clock Cycles: 0.33

**Execution Units:** Integer

## **CSR - Control and Status Access**

#### **Description**:

The CSR instruction group provides access to control and status registers in the core. For the read-write operation the current value of the CSR is placed in the target register Rd then the CSR is updated from register Rs1. The CSR read / update operation is an atomic operation.

#### **Instruction Format**: CSR

$Op_2$		Operation
0	CSRRD	Only read the CSR, no update takes place, Rs1 should be R0.
1	CSRRW	Both read and write the CSR
2	CSRRS	Read CSR then set CSR bits
3	CSRRC	Read CSR then clear CSR bits

CSRRS and CSRRC operations are only valid on registers that support the capability.

The  $OL_2$  field is reserved to specify the operating level. Note that registers cannot be accessed by a lower operating level.

Regno <sub>12</sub>		Access	Description
001	HARTID	R	hardware thread identifier (core number)
002	TICK	R	tick count, counts every cycle from reset
030-037	TVEC	RW	trap vector handler address
048	EPC	RW	exceptioned pc, pc value at point of exception
044	STATUSL	RWSC	status register, contains interrupt mask, operating level
045	STATUSH	RW	status register bits 64 to 127
080-0BF	CODE	RW	code buffers
FF0	INFO	R	Manufacturer name
FF1	"	R	"
FF2	"	R	cpu class
FF3	"	R	"
FF4	"	R	cpu name
FF5	"	R	"
FF6	"	R	model number
FF7	"	R	serial number
FF8	"	R	cache sizes instruction (bits 40 to 79), data (bits 0 to 39)

**Execution Units:** Integer, the instruction may be available on only a single execution unit (not supported on all available integer units).

Clock Cycles: 0.33

**Exceptions**: privilege violation attempting to access registers outside of those allowed for the operating level.

# **DIV – Signed Division**

#### **Description**:

Compute the quotient. The first operand must be in a register. The second operand may be in either a register or an immediate value specified in the instruction. The operands are treated as signed values and the result is a signed result.

**Instruction Format:** RI, R3

**Clock Cycles**: 84 (n + 4) where n is the width

**Execution Units:** Integer

**Exceptions**: A divide by zero exception may occur if enabled in the AEC register.

## **DIVU – Unsigned Division**

#### **Description**:

Compute the quotient value. The first operand must be in a register. The second operand may be in either a register or an immediate value specified in the instruction. The operands are treated as unsigned values and the result is an unsigned result.

#### **Comment:**

Unsigned division is often used in calculation of the difference between two pointer values.

**Instruction Format**: RI, R3

**Clock Cycles**: 84 (n + 4) where n is the width

**Execution Units:** Integer

## **FXADD** – Fixed Point Addition

#### **Description**:

Add two values assuming operands are signed fixed point numbers. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. This instruction is an alternate mnemonic for the ADD instruction.

**Instruction Format**: RI, R3

Clock Cycles: 0.33

**Execution Units:** Integer

Exceptions: none

## **FXMUL – Fixed Point Multiplication**

#### **Description**:

Multiply two values assuming operands are signed fixed point numbers. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. The value is rounded towards plus infinity. The binary point is at the 40<sup>th</sup> bit position.

**Instruction Format: RI, R3** 

Clock Cycles: 20

**Execution Units:** Integer

Exceptions: none

### **FXSUB – Fixed Point Subtraction**

### **Description**:

Subtract two values assuming operands are signed fixed point numbers. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. This instruction is an alternate mnemonic for the SUB/ADD instruction.

**Instruction Format**: RI, R3

Clock Cycles: 0.33

**Execution Units:** Integer

## ISPTR – Is Pointer

### **Description:**

This instruction detects if the value in a register is a pointer and places the result in a target register. A pointer value is indicated if the top 24 bits of the value are equal to \$FFFF01.

#### **Instruction Format:**

Clock Cycles: 0.33

**Execution Units:** Integer

### **Operation:**

```
\begin{aligned} &If~Ra_{[79.56]} = \$FFFF01\\ &Rt = 1\\ &else\\ &Rt = 0 \end{aligned}
```

Exceptions: none

Notes:

# MAJ – Majority Logic

#### **Description:**

Determines the majority logic bits of three values in registers Rs1, Rs2, and Rs3 and places the result in the target register Rd.

**Instruction Format:** R3

Clock Cycles: 0.33

**Execution Units:** Integer

Exceptions: none

**Operation:** 

Rd = (Rs1 & Rs2) | (Rs1 & Rs3) | (Rs2 & Rs3)

## MAX - Maximum Value

#### **Description:**

Determines the maximum of three values in registers Rs1, Rs2, Rs3 and places the result in the target register Rd. The values are treated as signed values. In order to obtain the maximum value of two registers specify one of the registers twice.

MAX may be used to determine the lowest level privilege level. The lowest privilege level will have the highest value in registers.

**Instruction Format: R3** 

Clock Cycles: 0.33

**Execution Units:** Integer

**Operation:** 

```
IF Rs1 > Rrs2 and Rs1 > Rs3
       Rd = Rs1
else if Rs2 > Rs3
       Rd = Rs2
else
       Rd = Rs3
```

## MIN - Minimum Value

### **Description:**

Determines the minimum of three values in registers Rs1, Rs2, Rs3 and places the result in the target register Rd. The values are treated as signed values. In order to obtain the minimum value of two registers specify one of the registers twice.

MIN may be used to determine the highest level privilege level. The highest privilege level will have the lowest value in registers.

**Instruction Format: R3** 

Clock Cycles: 0.33

**Execution Units:** Integer

### **Operation:**

```
IF Rs1 < Rrs2 \ and \ Rs1 < Rs3 Rd = Rs1 else \ if \ Rs2 < Rs3 Rd = Rs2 else Rd = Rs3
```

# **MOD – Signed Modulus**

### **Description**:

Compute the modulus (remainder) value. The first operand must be in a register. The second operand may be in either a register or an immediate value specified in the instruction. The operands are treated as signed values and the result is a signed result.

**Instruction Format**: RI, R3

**Clock Cycles**: 84 (n + 4) where n is the width

**Execution Units**: Integer

**Exceptions**: A divide by zero exception may occur if enabled in the AEC register.

## **MODU – Unsigned Modulus**

#### **Description**:

Compute the modulus (remainder) value. Both operands must be in registers. The operands are treated as unsigned values and the result is an unsigned result.

**Instruction Format**: R3

**Clock Cycles**: 84 (n + 4) where n is the width

**Execution Units:** Integer

# MOV – Move register to register

### **Description**:

This instruction moves one general purpose register to another.

Note that one does not normally want to move between integer and floating-point values directly. Instead usually a conversion is desired (ftoi - double to integer or itof - integer to double) for example.

**Instruction Format**: R1

Clock Cycles: 0.33

**Execution Units:** Integer

Exceptions: none

Notes:

# **MUL – Signed Multiply**

### **Description**:

Multiply two values. The first operand must be in a register Rs1. The second operand may be in a register Rs2 or may be an immediate value specified in the instruction. Both the operands are treated as signed values, the result is a signed result.

Perform a second function on the first result using Rs3. The function must be one of NOP, ADD or AND.

**Instruction Format**: RI, R3

Clock Cycles: 20

**Execution Units:** Integer

Exceptions: multiply overflow, if enabled

### **Instruction Encoding Info:**

Funct2 <sub>2</sub>	Operation
0	NOP
1	ADD
2	AND
3	reserved

## **MULF – Fast Unsigned Multiply**

#### **Description**:

Multiply two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. Both the operands are treated as unsigned values. The result is an unsigned result. The fast multiply multiplies only the low order 24 bits of the first operand times the low order 16 bits of the second. The result is a 40-bit unsigned product. This instruction may be used to calculate array indices for small arrays.

**Instruction Format**: RI, R3

Clock Cycles: 0.33

**Execution Units:** Integer

Exceptions: none

## **MULH – Signed Multiply**

#### **Description**:

Multiply two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. Both the operands are treated as signed values, the result is a signed result. The high order bits of the product are returned.

**Instruction Format**: R3

Clock Cycles: 20

**Execution Units:** Integer

Exceptions: none

## **MULU – Unsigned Multiply**

#### **Description:**

Multiply two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. Both the operands are treated as unsigned values. The result is an unsigned result.

#### **Comment:**

Unsigned multiply is often used in address calculations for instance calculating array indexes.

**Instruction Format**: RI, R3

Clock Cycles: 20

**Execution Units:** Integer

# **MULUH – Unsigned Multiply**

### **Description**:

Multiply two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. Both the operands are treated as unsigned values. The result is an unsigned result. The high order bits of the result are returned.

**Instruction Format**: R3

Clock Cycles: 20

**Execution Units:** Integer

# **MUX – Multiplex**

### **Description**:

The MUX instruction performs a bit-by-bit copy of a bit of Rs2 to the target register Rd if the corresponding bit in Rs1 is set, or a copy of a bit from Rs3 if the corresponding bit in Ra is clear.

**Instruction Format**: R3

Clock Cycles: 0.33

**Execution Units:** Integer

Exceptions: none

## NAND - Bitwise Nand

### **Description**:

Perform a bitwise and operation between two operands then invert the result. Both operands must be in registers.

**Instruction Format**: R3

Clock Cycles: 0.33

**Execution Units:** Integer

## **NOR – Bitwise Nor**

### **Description**:

Perform a bitwise or operation between two operands then invert the result. Both operands must be in registers.

**Instruction Format**: R3

Clock Cycles: 0.33

**Execution Units:** Integer

# NOT – Logical Not

### **Description:**

This instruction takes the logical 'not' value of a register and places the result in a target register. If the source register contains a non-zero value, then a zero is loaded into the target. Otherwise if the source register contains a zero a one is loaded into the target register.

**Instruction Format:** R1

Clock Cycles: 0.33

**Execution Units:** Integer

**Operation:** 

Rd = !Rs1

Exceptions: none

**Notes:** 

## OR – Bitwise Or

### **Description**:

Perform a bitwise or operation between operands. The immediate constant associated with the RI form of the instruction is <u>zero</u> extended to the size of the register.

**Instruction Format**: Integer RI and R3

Clock Cycles: 0.33

**Execution Units:** Integer

Exceptions: none

## **ORS1 – Bitwise Or Shifted 22 Bits**

### **Description**:

Perform a bitwise or operation between operands. The immediate constant associated with the RI form of the instruction is <u>zero</u> extended to the left and right of the constant supplied in the instruction. This instruction allows building a 80-bit constant in a register when combined with other 'or' and 'or' shifting instructions.

**Instruction Format**: Integer RI

Clock Cycles: 0.33

**Execution Units:** Integer

### ORS2 – Bitwise Or Shifted 44 Bits

#### **Description**:

Perform a bitwise or operation between operands. The immediate constant associated with the RI form of the instruction is <u>zero</u> extended to the left and right of the constant supplied in the instruction. This instruction allows building a 80-bit constant in a register when combined with other 'or' and 'or' shifting instructions.

**Instruction Format**: Integer RI

Clock Cycles: 0.33

**Execution Units:** All Integer ALUs

Exceptions: none

## ORS3 – Bitwise Or Shifted 66 Bits

#### **Description**:

Perform a bitwise or operation between operands. The immediate constant associated with the RI form of the instruction is <u>zero</u> extended to the right of the constant supplied in the instruction. This instruction allows building a 80-bit constant in a register when combined with other 'or' and 'or' shifting instructions.

**Instruction Format**: Integer RI

Clock Cycles: 0.33

**Execution Units:** All Integer ALUs

## **PTRDIF – Difference Between Pointers**

### **Description**:

Subtract two values then shift the result right. Both operands must be in a register. The top 20 bits of each value are masked off before the subtract. The right shift is provided to accommodate common object sizes. It may still be necessary to perform a divide operation after the PTRDIF to obtain an index into odd sized or large objects.

**Instruction Format**: R3

**Operation**:

$$Rt = (Ra - Rb) >> Sc$$

Clock Cycles: 0.33

**Execution Units:** Integer

**Exceptions**:

None.

## **ROL** – Rotate Left

### **Description**:

Bits from the source register Ra are shifted left by the amount in register Rb or an immediate value. The most significant bit is shifted into bit zero.

For the sub-word forms the result is sign extended to 64 bits.

**Instruction Format**: SHIFT, SHIFTI

Clock Cycles: 0.33

**Execution Units**: Integer

Exceptions: none

## **ROR** – Rotate Right

### **Description**:

Bits from the source register Rs1 are shifted right by the amount in register Rs2 or an immediate value. The bit zero is shifted into the most significant bits.

For the sub-word forms the result is sign extended to 64 bits.

**Instruction Format**: SHIFT, SHIFTI

Clock Cycles: 0.33

**Execution Units**: Integer

# SEQ – Set if Equal

### **Description**:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Rs1 is equal to a second operand in a register (Rs2) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands may be either signed or unsigned values.

**Instruction Format**: RI, R3

Clock Cycles: 0.33

**Execution Units**: Integer

## SGE – Set if Greater Than or Equal

#### **Description**:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Rs1 is greater than or equal to a second operand in a register (Rs2) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

**Instruction Format**: RI, R3

Clock Cycles: 0.33

**Execution Units**: Integer

**Exceptions**: none

# SGEU – Set if Greater Than or Equal Unsigned

#### **Description**:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Rs1 is greater than or equal to a second operand in a register (Rs2) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as unsigned values.

**Instruction Format**: RI, R3

Clock Cycles: 0.33

**Execution Units**: Integer

### SGT – Set if Greater Than

#### **Description**:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Rs1 is greater than a second operand in either a register (Rs2) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

The register form of the instruction is just the register form of the SLT instruction with the operands switched.

**Instruction Format**: RI, R3

Clock Cycles: 0.33

**Execution Units**: Integer

Exceptions: none

# SGTU – Set if Greater Than Unsigned

#### Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Rs1 is greater than a second operand in either a register (Rs2) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as unsigned values.

The register form of the instruction is just the register form of the SLTU instruction with the operands switched.

**Instruction Format: RI, R3** 

Clock Cycles: 0.33

**Execution Units**: Integer

## SHL - Shift Left

### **Description**:

Bits from the source register Rs1 are shifted left by the amount in register Rs2 or an immediate value. Zeros are shifted into the least significant bits. A second operation which may be one of NOP, ADD or AND is performed between the first result and the value in register Rs3.

The immediate constant for a shift is limited to six bits or the values 0 to 63. If it's required to shift by more than 63 bits two shift operations will be needed, or the value of the shift may come from a register.

**Instruction Format**: SHIFT, SHIFTI

Clock Cycles: 0.33

**Execution Units**: Integer

Exceptions: none

### **Instruction Encoding Info:**

Funct2 <sub>2</sub>	Operation
0	NOP
1	ADD
2	AND
3	reserved

## SLE – Set if Less Than or Equal

#### **Description**:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Rs1 is less than or equal to a second operand in a register (Rs2) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

The instruction may also be used to test for greater than or equal by swapping the operands around.

**Instruction Format: RI, R3** 

Clock Cycles: 0.33

**Execution Units**: Integer

Exceptions: none

# **SLEU – Set if Less Than or Equal Unsigned**

#### **Description**:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Rs1 is less than or equal to a second operand in a register (Rs2) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as unsigned values.

The instruction may also be used to test for greater than or equal by swapping the operands around.

**Instruction Format**: RI, R3

Clock Cycles: 0.33

**Execution Units**: Integer

### SLT – Set if Less Than

#### **Description**:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Rs1 is less than a second operand in either a register (Rs2) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

**Instruction Format**: RI, R3

Clock Cycles: 0.33

**Execution Units**: Integer

Exceptions: none

### SLTU – Set if Less Than

#### **Description**:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Rs1 is less than a second operand in either a register (Rs2) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as unsigned values.

**Instruction Format**: RI, R3

Clock Cycles: 0.33

**Execution Units**: Integer

Exceptions: none

# SNE – Set if Not Equal

#### **Description:**

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Rs1 is not equal to a second operand in a register (Rs2) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands may be either signed or unsigned values.

**Instruction Format**: RI, R3

Clock Cycles: 0.33

**Execution Units**: Integer

# SXB – Sign Extend Byte

#### **Description**:

Sign extend a byte (8 bits) as a signed value to the full width of the machine.

**Instruction Format**: R1

Clock Cycles: 0.33

**Execution Units:** Integer

Exceptions: none

## SXO – Sign Extend Octa Byte

**Description**:

Sign extend an octa byte (64 bits) as a signed value to the full width of the machine.

**Instruction Format**: R1

Clock Cycles: 0.33

**Execution Units:** Integer

**Exceptions**: none

# SXP – Sign Extend Penta Byte

**Description**:

Sign extend a penta byte (40 bits) as a signed value to the full width of the machine.

**Instruction Format:** R1

Clock Cycles: 0.33

**Execution Units:** Integer

**Exceptions**: none

# SXT – Sign Extend Tetra Byte

**Description**:

Sign extend a tetra byte (32 bits) as a signed value to the full width of the machine.

**Instruction Format**: R1

Clock Cycles: 0.33

**Execution Units:** Integer

# SXW – Sign Extend Wyde

### **Description**:

Sign extend a wyde (16 bits) as a signed value to the full width of the machine.

**Instruction Format**: R1

Clock Cycles: 0.33

**Execution Units:** Integer

# WYDNDX – Wyde Index

### **Description:**

This instruction searches Rs1, which is treated as an array of five wydes, for a wyde value specified by Rs2 or an immediate value and places the index of the wyde into the target register Rd. If the wyde is not found -1 is placed in the target register. A common use would be to search for a null wyde. The index result may vary from -1 to +4. The index of the first found wyde is returned (closest to zero).

**Instruction Format:** R3

Clock Cycles: 0.33

**Execution Units:** Integer

**Operation:** 

Rd = Index of (Rs2 in Rs1)

### **XNOR – Bitwise Exclusive Nor**

### **Description**:

Perform a bitwise exclusive or operation between two operands then invert the result. Both operands must be in registers.

**Instruction Format**: R3

Clock Cycles: 0.33

**Execution Units:** Integer

Exceptions: none

## **XOR – Bitwise Exclusive Or**

#### **Description**:

Perform a bitwise exclusive or operation between operands. The first operand must be in a register. The second operand may be a register or immediate value.

**Instruction Format**: RI, R3

Clock Cycles: 0.33

**Execution Units:** Integer

# **ZXB** – **Zero** Extend Byte

### **Description**:

Zero extend a byte (8 bits) as an unsigned value to the full width of the machine.

**Instruction Format**: R1

Clock Cycles: 0.33

**Execution Units:** Integer

# **ZXO – Zero Extend Octa Byte**

### **Description**:

Zero extend an octa byte (64 bits) as an unsigned value to the full width of the machine.

**Instruction Format**: R1

Clock Cycles: 0.33

**Execution Units:** Integer

# **ZXP – Zero Extend Penta Byte**

### **Description**:

Zero extend a penta byte (40 bits) as an unsigned value to the full width of the machine.

**Instruction Format**: R1

Clock Cycles: 0.33

**Execution Units:** Integer

# **ZXT – Zero Extend Tetra**

### **Description**:

Zero extend a tetra byte (32 bits) as an unsigned value to the full width of the machine.

**Instruction Format**: R1

Clock Cycles: 0.33

**Execution Units:** Integer

# **ZXW – Zero Extend Wyde**

### **Description**:

Zero extend a wyde byte (16 bits) as an unsigned value to the full width of the machine.

**Instruction Format**: R1

Clock Cycles: 0.33

**Execution Units:** Integer

# **Memory Load**

#### **Preload Instructions**

Issuing a load instruction with a target register of r0 causes the cache line to be loaded without updating the register file. If an exception occurs during the load, it will be ignored.

# **AMO – Atomic Memory Operation**

### **Description**:

The atomic memory operations read from memory addressed by the Rs1 register and store the value in Rd. As a second step the value from memory is combined with the value in register Rs2 or an immediate constant according to one of the available functions then stored back into the memory addressed by Rs1.

**Instruction Format**: AMO, AMOI

Funct <sub>4</sub>	Mnemonic	Operation Performed	
00	amoswap	swap	memory[Ra] = Rb
01	amoadd	addition	memory[Ra] = memory[Ra] + Rb
02	amoand	bitwise and	memory[Ra] = memory[Ra] & Rb
03	amoor	bitwise or	memory[Ra] = memory[Ra]   Rb
04	amoxor	bitwise exclusive	memory[Ra] = memory[Ra] ^ Rb
		or	
05	amoshl	shift left	memory[Ra] = memory[Ra] << Rb
06	amoshr	shift right	memory[Ra] = memory[Ra] >> Rb
07	amomin	minimum	memory[Ra] = memory[Ra] < Rb ? memory[Ra]
			: Rb
08	amomax	maximum	memory[Ra] = memory[Ra] > Rb ? memory[Ra]
			: Rb
09	amominu	minimum unsigned	memory[Ra] = memory[Ra] < Rb ? memory[Ra]
			: Rb
0A	amomaxu	maximum	memory[Ra] = memory[Ra] > Rb ? memory[Ra]
		unsigned	: Rb

$Sz_3$	
0	Byte
1	Wyde
2	Tetra
3	Penta
4	Octa
5	Deci
6	reserved
7	reserved

Acquire and release bits determine the ordering of memory operations.

A = acquire - 1 = no following memory operations can take place before this one

R = release - 1 = this memory operation cannot take place before prior ones.

All combinations of A, R are allowed.

## LDB - Load Byte

#### **Description**:

This instruction loads a byte (8 bit) value from memory. The value is sign extended to 80 bits when placed in the target register.

**Instruction Formats**: ML, MLX

Clock Cycles: 4 minimum depending on memory access time

$Sc_3$	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

# **LDBU – Load Unsigned Byte**

#### **Description**:

This instruction loads a byte (8 bit) value from memory. The value is zero extended to 80 bits when placed in the target register.

**Instruction Formats**: ML, MLX

$Sc_3$	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

# LDD – Load Deci Byte (80 bits)

### **Description**:

This instruction loads a byte (80 bit) value from memory

**Instruction Formats**: ML, MLX

Clock Cycles: 4 minimum depending on memory access time

$Sc_3$	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

## LDDR - Load Deci Byte and Reserve

#### **Description**:

This instruction loads a byte (80 bit) value from memory and places a reservation on the address range associated with the given address. The region of memory which is reserved depends on what is supported by the external memory system hardware. Typically a 128 bit region or larger would be reserved.

**Instruction Formats**: ML, MLX

$Sc_3$	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

## LDO – Load Octa Byte (64 bits)

### **Description**:

This instruction loads a byte (64 bit) value from memory. The value is sign extended to 80 bits when placed in the target register.

**Instruction Formats**: ML, MLX

Clock Cycles: 4 minimum depending on memory access time

$Sc_3$	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

# LDOU - Load Unsigned Octa Byte

#### **Description**:

This instruction loads a byte (64 bit) value from memory. The value is zero extended to 80 bits when placed in the target register.

**Instruction Formats**: ML, MLX

$Sc_3$	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

# LDP – Load Penta Byte (40 bits)

### **Description**:

This instruction loads a penta-byte (40 bit) value from memory. The value is sign extended to 80 bits when placed in the target register.

**Instruction Formats**: ML, MLX

Clock Cycles: 4 minimum depending on memory access time

$Sc_3$	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

# LDPU – Load Unsigned Penta Byte

#### **Description**:

This instruction loads a penta-byte (40 bit) value from memory. The value is zero extended to 80 bits when placed in the target register.

**Instruction Formats**: ML, MLX

$Sc_3$	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

## LDT – Load Tetra Byte (32 bits)

### **Description**:

This instruction loads a penta-byte (32 bit) value from memory. The value is sign extended to 80 bits when placed in the target register.

**Instruction Formats**: ML, MLX

Clock Cycles: 4 minimum depending on memory access time

$Sc_3$	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

# LDTU – Load Unsigned Tetra Byte

### **Description**:

This instruction loads a penta-byte (32 bit) value from memory. The value is zero extended to 80 bits when placed in the target register.

**Instruction Formats**: ML, MLX

$Sc_3$	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

## LDW – Load Wyde (16 bits)

### **Description**:

This instruction loads a wyde (16 bit) value from memory. The value is sign extended to 80 bits when placed in the target register.

**Instruction Formats**: ML, MLX

Clock Cycles: 4 minimum depending on memory access time

$Sc_3$	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

# LDWU - Load Unsigned Wyde

#### **Description**:

This instruction loads a byte (16 bit) value from memory. The value is zero extended to 80 bits when placed in the target register.

**Instruction Formats**: ML, MLX

$Sc_3$	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

## **LEA – Load Effective Address**

### **Description**:

This instruction loads an address value into a register. The address value is calculated in the same manner as a load / store instruction. The upper 24 bits of the register are automatically set to \$FFFF01 to indicate a pointer value is in the register.

**Instruction Format**: ML, MLX

Clock Cycles: 0.33

$\mathrm{Sc}_2$	Scale Rb By
0	1
1	2
2	4
3	8

**Execution Units:** Memory Load

**Operation:** 

Exceptions: none

Notes:

# **Memory Store**

In addition to stores, several less frequently executed instructions are performed through the memory store unit.

# **CACHE – Cache Command**

CACHE Cmd, d[Rn] CACHE Cmd, d[Ra + Rc \* scale]

### **Description:**

This instruction commands the cache controller to perform an operation. Commands are summarized in the command table below. Commands may be issued to both the instruction and data cache at the same time.

**Instruction Formats**: CACHE

#### **Commands:**

Cmd <sub>3</sub>	Mne.	Operation
0	NOP	no operation
1	enable	enable cache (instruction cache is always enabled)
2	disable	not valid for the instruction cache
3	invline	invalidate line associated with given address
4	invall	invalidate the entire cache (address is ignored)

### Operation:

Register Indirect with Displacement Form

Line =  $round_{32}(sign extend(memory[displacement + Ra]))$ 

Register-Register Form

Line =  $round_{32}(sign extend(memory[Ra + Rc * scale]))$ 

#### Notes:

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

## **MEMDB** – Memory Data Barrier

#### **Description**:

All memory instructions before the MEMDB are completed and committed to the architectural state before memory instructions after the MEMDB are issued. This instruction is used to ensure that the memory state is valid before subsequent instructions are executed.

**Instruction Format: MEMDB** 

**Clock Cycles**: varies depending on queue contents

**Execution Units:** Memory Store

**Operation:** 

Exceptions: none

# **MEMSB** – Memory Synchronization Barrier

#### **Description**:

This instruction is similar to the SYNC instruction except that it applies only to memory operations. All instructions before the MEMSB are completed and committed to the architectural state before memory instructions after the MEMSB are issued. This instruction is used to ensure that the memory state is valid before subsequent instructions are executed.

**Instruction Format: MEMSB** 

**Clock Cycles**: varies depending on queue contents

**Execution Units: Memory Store** 

**Operation:** 

## PUSH – Push Word (80 bits)

### **Description**:

This instruction decrements the stack pointer and stores a word (80 bit) value to stack memory. The value pushed onto the stack may come from either a register or a constant value defined in the instruction.

**Instruction Format**: PUSH, PUSHC

#### **Operation**:

$$Memory_8[SP - 10] = Rs2$$
$$SP = SP - 10$$

Clock Cycles: 4 minimum, depending on memory access time

**Execution Units:** Memory Store

#### **Notes:**

Stores always write through to memory and therefore take a significant number of clock cycles before they are ready to be committed. Exceptions are checked for during the execution of a store operation.

The instruction explicitly encodes the stack pointer register r63, if desired a different register may be chosen. However, stack bounds checking is available with register r63.

# STB – Store Byte (8 bits)

### **Description**:

This instruction stores a byte (8 bit) value to memory.

**Instruction Format: MS, MSX** 

Operation:

 $Memory_8[Rs1 + immediate] = Rs2$ 

Clock Cycles: 4 minimum depending on memory access time

The number of clock cycles required by this instruction may be "hidden" because the core will continue to process instructions while the store is being processed.

Sc <sub>3</sub>	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

**Execution Units**: Memory Store

Exceptions: DBE, TLB, WRV

**Notes:** 

## STD – Store Deci (80 bits)

### **Description**:

This instruction stores a deci byte (80 bit) value to memory.

**Instruction Format**: MS, MSX

Operation:

 $Memory_{80}[Rs1 + immediate] = Rs2$ 

Clock Cycles: 4 minimum depending on memory access time

The number of clock cycles required by this instruction may be "hidden" because the core will continue to process instructions while the store is being processed.

Sc <sub>3</sub>	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

**Execution Units**: Memory Store

#### Notes:

## STO – Store Octa (64 bits)

### **Description**:

This instruction stores an octa byte (64 bit) value to memory.

**Instruction Format**: MS, MSX

Operation:

 $Memory_{64}[Rs1 + immediate] = Rs2$ 

Clock Cycles: 4 minimum depending on memory access time

The number of clock cycles required by this instruction may be "hidden" because the core will continue to process instructions while the store is being processed.

$Sc_3$	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

**Execution Units**: Memory Store

Notes:

## STP – Store Penta (40 bits)

### **Description**:

This instruction stores a penta (40 bit) value to memory. This operation is ½ the 80-bit word size of the machine, and also the size of an instruction in an instruction bundle.

**Instruction Format**: MS, MSX

Operation:

 $Memory_{40}[Rs1 + immediate] = Rs2$ 

Clock Cycles: 4 minimum depending on memory access time

The number of clock cycles required by this instruction may be "hidden" because the core will continue to process instructions while the store is being processed.

$Sc_3$	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

**Execution Units**: Memory Store

#### **Notes:**

## STT – Store Tetra (32 bits)

### **Description**:

This instruction stores a tetra (32 bit) value to memory.

**Instruction Format**: MS, MSX

Operation:

 $Memory_{32}[Rs1 + immediate] = Rs2$ 

Clock Cycles: 4 minimum depending on memory access time

The number of clock cycles required by this instruction may be "hidden" because the core will continue to process instructions while the store is being processed.

Sc <sub>3</sub>	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

**Execution Units**: Memory Store

Notes:

## STW – Store Wyde (16 bits)

### **Description**:

This instruction stores a wyde (16 bit) value to memory.

**Instruction Format**: MS, MSX

Operation:

 $Memory_{16}[Rs1 + immediate] = Rs2$ 

Clock Cycles: 4 minimum depending on memory access time

The number of clock cycles required by this instruction may be "hidden" because the core will continue to process instructions while the store is being processed.

Sc <sub>3</sub>	Scale Rb By
0	1
1	2
2	4
3	8
4	16
5	5
6	10
7	15

**Execution Units**: Memory Store

Notes:

### TLB - TLB Command

#### **Description:**

The command is executed on the TLB unit. The command results are placed in internal TLB registers which can be read or written using TLB command instruction. If the operation is a read register operation, then the register value is placed into Rd. If the operation is a write register operation, then the value for the register comes from Rs1. Otherwise the Rs1/Rd field in the instruction is ignored.

This instruction is only available at the machine operating level.

**Instruction Format:** TLB

**Clock Cycles:** 3

It typically takes several cycles for the TLB to process the command.

Tn<sub>4</sub> – This field identifies which TLB register is being read or written.

Tn <sub>4</sub>		Assembler
0	Wired	Wired
1	Index	Index
2	Random	Random
3	Page Size	PageSize
4	Virtual page	VirtPage
5	Physical page	PhysPage
7	ASID	ASID
8	Miss address	MA
9	reserved	
10	Page Table Address	PTA
11	Page Table Control	PTC
12	Aging frequency control	AFC

#### **TLB Commands**

$Cmd_4$	Description	Assembler
0	No operation	
1	Probe TLB entry	TLBPB
2	Read TLB entry	TLBRD
3	Write TLB entry corresponding to random register	TLBWR
4	Write TLB entry corresponding to index register	TLBWI
5	Enable TLB	TLBEN
6	Disable TLB	TLBDIS
7	Read register	TLBRDREG
8	Write register	TLBWRREG
9	Invalidate all entries	TLBINV
10	Get age count	TLBRDAGE
11	Set age count	TLBWRAGE

Probe TLB – The TLB will be tested to see if an address translation is present.

Read TLB – The TLB entry specified in the index register will be copied to TLB holding registers.

Write Random TLB – A random TLB entry will be written into from the TLB holding registers.

Write Indexed TLB – The TLB entry specified by the index register will be written from the TLB holding registers.

Disable TLB – TLB address translation is disabled so that the physical address will match the supplied virtual address.

Enable TLB – TLB address translation is enabled. Virtual address will be translated to physical addresses using the TLB lookup tables.

The TLB will automatically update the miss address registers when a TLB miss occurs only if the registers are zero to begin with. System software must reset the registers to zero after a miss is processed. This mechanism ensures the first miss that occurs is the one that is recorded by the TLB.

PageTableAddr – This is a scratchpad register available for use to store the address of the page table.

PageTableCtrl – This is a scratchpad register available for use to store control information associated with the page table.

#### **Notes:**

The TLB automatically tracks reference counts and ages address mappings.

# **Floating Point Instruction Description**

# **FADD** – **Floating point addition**

### **Description:**

Add two floating point numbers in registers Rs1 and Rs2 and place the result into target register Rd.

**Instruction Format:** FLT2

**Clock Cycles: 10** 

**Execution Units:** Floating Point

# **FCMP - Float Compare**

### **Description:**

The register compare instruction compares two registers as floating-point values and sets the flags in the target register as a result.

**Instruction Format:** FLT2

**Clock Cycles: 2** 

**Execution Units: FPU** 

#### **Operation:**

```
if\ Rs1 < Rs2
           Rd_{[1]} = true
else
           Rd_{[1]} = false \\
if mag Rs1 < mag Rs2
           Rd_{[2]}=true \\
else
           Rd_{[2]} = false
if Rs1 = Rs2
           Rd_{[0]} = true
else
           Rd_{[0]} = false
if Rs1 \le Rs2
           Rd_{[3]} = true
else
           Rd_{[3]} = false
if unordered
           Rd_{[4]} = true
else
           Rd_{[4]} = false
```

## **FMUL – Floating point multiplication**

#### **Description:**

Multiply two floating point numbers in registers Rs1 and Rs2 and place the result into target register Rd.

**Instruction Format:** FLT2

**Clock Cycles: 12** 

**Execution Units:** Floating Point

## FSQRT – Floating point square root

### **Description:**

Take the square root of the floating-point number in register Rs1 and place the result into target register Rd. The sign bit (bit 79) of the register is set to zero. This instruction can generate NaNs.

**Instruction Format:** FLT2

The Rs2 field is not used and should be zero.

Clock Cycles: 150 (est).

**Execution Units:** Floating Point

# **FSUB – Floating point subtraction**

#### **Description:**

Subtract two floating-point numbers in registers Rs1 and Rs2 and place the result into target register Rd.

**Instruction Format:** FLT2

**Clock Cycles: 10** 

**Execution Units:** Floating Point