

Overview

rtf65004 is a 65C02 compatible superscalar processor with a 64-bit native operating mode. Native mode makes use of a 32-entry register file. Native mode instructions vary in length up to 48-bits.

General Registers

| | | | Usage |
|----------|-----|------------------------------|---------------------------------|
| R0 | z | This register is always zero | |
| R1 | acc | Accumulator | First parameter / return value |
| R2 | x | 'x' index register | Second parameter / Loop counter |
| R3 | y | 'y' index register | Third parameter |
| R4 | | | |
| R5 | | | |
| R6 | | | |
| R7 to 29 | | | |
| R30 | fp | frame pointer | |
| R31 | sp | stack pointer | |

Memory Addressing

The cpu is word oriented with byte addressable memory. The default size of a memory operand is word size (64 bits). This may be overridden using size prefixes for byte (8 bit), wyde (16 bit) or tetra (32 bit) data. Words and characters must be aligned on appropriate boundaries. Up to 2^{64} Bytes of data are supported and 2^{64} bytes of code.

Instruction Set Summary

The cycle counts are assuming no wait states are required for either instructions or data and both instructions and data can be found in the cache.

| ADD | Flags: v c n z | | | | | | | | Opcode | | | Bytes | | |
|-----|----------------|--------------------|----|----|----------------------|-----------------|-----------------|----|-----------------|---|-----|-------|------------------------------|---|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | | 00h | | | ~ | Rb ₅ | Ra ₅ | | Rt ₅ | | 02h | | ADD Rt,Ra,Rb | 4 |
| | | | | | Imm ₆ | | Ra ₅ | | Rt ₅ | | | | ADD Rt,Ra,#imm ₆ | 3 |
| | | Imm ₁₄ | | | | | Ra ₅ | | Rt ₅ | | 79h | | ADD Rt,Ra,#imm ₁₄ | 4 |
| | | Imm ₃₀ | | | | | Ra ₅ | | Rt ₅ | | 69h | | ADD Rt,Ra,#imm ₃₀ | 6 |
| | | Disp ₉ | | | Rb ₅ | | Ra ₅ | | Rt ₅ | | 75h | | ADD Rt,Ra,d,Rb | 4 |
| | | Addr ₉ | | | Rb ₅ | | Ra ₅ | | Rt ₅ | | 61h | | ADD Rt,Ra,(zp,Rb) | 4 |
| | | Addr ₉ | | | Rb ₅ | | Ra ₅ | | Rt ₅ | | 71h | | ADD Rt,Ra,(zp),Rb | 4 |
| | | Addr ₂₅ | | | Rb ₅ | | Ra ₅ | | Rt ₅ | | 7Dh | | ADD Rt,Ra,abs,Rb | 7 |
| | | | | | ~ | Rb ₅ | Ra ₅ | | Rt ₅ | | 72h | | ADD Rt,Ra,(Rb) | 3 |
| | | | | | Disp _{9..4} | | Ra ₅ | | Rt ₅ | | 63h | | ADD Rt,Ra,d,sp | 3 |

| SUB | | Flags: v c n z | | | | | | | Opcode | | | Bytes | | | | | | | | | | | | |
|-----|--|----------------|--|--------------------|----|--|----|----------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----|-----|------------------------------|-------------------|----------------|------------------|---|---|
| 47 | | 32 | | 31 | 24 | | 23 | 22 | | 18 | | 17 | 13 | | 12 | | 8 | | 7 | 0 | | | | |
| | | | | 01h | | | ~ | Rb ₅ | | | Ra ₅ | | | Rt ₅ | | | 02h | | | SUB Rt,Ra,Rb | | 4 | | |
| | | | | Imm ₁₄ | | | | | | Ra ₅ | | | Rt ₅ | | | E7h | | | SUB Rt,Ra,#imm ₁₄ | | 4 | | | |
| | | | | Imm ₃₀ | | | | | | Ra ₅ | | | Rt ₅ | | | F9h | | | SUB Rt,Ra,#imm ₃₀ | | 6 | | | |
| | | | | Disp ₉ | | | | Rb ₅ | | | Ra ₅ | | | Rt ₅ | | | F5h | | | SUB Rt,Ra,zpg,Rb | | 4 | | |
| | | | | Addr ₉ | | | | Rb ₅ | | | Ra ₅ | | | Rt ₅ | | | E1h | | | SUB Rt,Ra,(zp,Rb) | | 4 | | |
| | | | | Addr ₉ | | | | Rb ₅ | | | Ra ₅ | | | Rt ₅ | | | F1h | | | SUB Rt,Ra,(zp),Rb | | 4 | | |
| | | | | Addr ₂₅ | | | | | | Rb ₅ | | | Ra ₅ | | | Rt ₅ | | | FDh | | | SUB Rt,Ra,abs,Rb | | 7 |
| | | | | | | | | ~ | Rb ₅ | | | Ra ₅ | | | Rt ₅ | | | F2h | | | SUB Rt,Ra,(Rb) | | 3 | |
| | | | | | | | | Disp _{9..4} | | | Ra ₅ | | | Rt ₅ | | | E3h | | | SUB Rt,Ra,d,sp | | 3 | | |

| CMP | | Flags: c n z | | | | | | Opcode | | | Bytes | | | |
|-----|----|--------------------|----|----------------------|-----------------|----|------------------|--------|----------------|-----|-------|---------------|---------------------------|---|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | | 01h | | ~ | Rb ₅ | | Ra ₅ | | 0 ₅ | | 02h | | CMP Ra,Rb | 4 |
| | | Imm ₁₄ | | | | | Ra ₅ | | 0 ₅ | | E7h | | CMP Ra,#imm ₁₄ | 4 |
| | | Imm ₃₀ | | | | | Ra ₅ | | 0 ₅ | | F9h | | CMP Ra,#imm ₃₀ | 6 |
| | | Disp ₉ | | | Rb ₅ | | Ra ₅ | | 0 ₅ | | F5h | | CMP Ra,zpg,Rb | 4 |
| | | Addr ₉ | | | Rb ₅ | | Ra ₅ | | 0 ₅ | | E1h | | CMP Ra,(zp,Rb) | 4 |
| | | Addr ₉ | | | Rb ₅ | | Ra ₅ | | 0 ₅ | | F1h | | CMP Ra,(zp),Rb | 4 |
| | | Disp ₂₅ | | | Rb ₅ | | Ra ₅ | | 0 ₅ | | FDh | | CMP Ra,abs,Rb | 7 |
| | | | | ~ | Rb ₅ | | Ra ₅ | | 0 ₅ | | F2h | | CMP Ra,(Rb) | 3 |
| | | | | Disp _{9..4} | | | Ra ₅ | | 0 ₅ | | E3h | | CMP Ra,d,sp | 3 |
| | | | | | | | Imm ₈ | | | C5h | | CMP Acc,#imm8 | 2 | |

CMP is an alternate mnemonic for SUB where the target register is R0. CMP does not alter the overflow flag.

| AND | Flags: n z | | | | | | | | | | Opcode | | | Bytes |
|-----|------------|--------------------|----|----------------------|----|-----------------|-----------------|----|-----------------|---|--------|---|--------------------------|-------|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | | 03h | | | ~ | Rb ₅ | Ra ₅ | | Rt ₅ | | 02h | | Rt,Ra,Rb | 4 |
| | | Imm ₁₄ | | | | | Ra ₅ | | Rt ₅ | | 39h | | Rt,Ra,#imm ₁₄ | 4 |
| | | Imm ₃₀ | | | | | Ra ₅ | | Rt ₅ | | 29h | | Rt,Ra,#imm ₃₀ | 6 |
| | | Disp ₉ | | | | Rb ₅ | Ra ₅ | | Rt ₅ | | 35h | | Rt,Ra,zpg,Rb | 4 |
| | | Addr ₉ | | | | Rb ₅ | Ra ₅ | | Rt ₅ | | 21h | | Rt,Ra,(zp,Rb) | 4 |
| | | Addr ₉ | | | | Rb ₅ | Ra ₅ | | Rt ₅ | | 31h | | Rt,Ra,(zp),Rb | 4 |
| | | Addr ₂₅ | | | | Rb ₅ | Ra ₅ | | Rt ₅ | | 3Dh | | Rt,Ra,abs,Rb | 7 |
| | | | | ~ | | Rb ₅ | Ra ₅ | | Rt ₅ | | 32h | | Rt,Ra,(Rb) | 3 |
| | | | | Disp _{9..4} | | | Ra ₅ | | Rt ₅ | | 23h | | Rt,Ra,d,sp | 3 |

| BIT | Flags: v n z | | | | | | | | | | Opcode | | | Bytes |
|--------------------|--------------|-------------------|----|----------------------|-----------------|-----------------|-----------------|----------------|----|-----|--------------------------|---|---|-------|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | | 03h | | | ~ | Rb ₅ | Ra ₅ | 0 ₅ | | 02h | Rt,Ra,Rb | | 4 | |
| | | Imm ₁₄ | | | | | Ra ₅ | 0 ₅ | | 39h | Rt,Ra,#imm ₁₄ | | 4 | |
| Imm ₃₀ | | | | | Ra ₅ | | | 0 ₅ | | 29h | Rt,Ra,#imm ₃₀ | | 6 | |
| | | Disp ₉ | | | Rb ₅ | | Ra ₅ | 0 ₅ | | 35h | Rt,Ra,zpg,Rb | | 4 | |
| | | Addr ₉ | | | Rb ₅ | | Ra ₅ | 0 ₅ | | 21h | Rt,Ra,(zp,Rb) | | 4 | |
| | | Addr ₉ | | | Rb ₅ | | Ra ₅ | 0 ₅ | | 31h | Rt,Ra,(zp),Rb | | 4 | |
| Addr ₂₅ | | | | | Rb ₅ | | Ra ₅ | 0 ₅ | | 3Dh | Rt,Ra,abs,Rb | | 7 | |
| | | | | ~ | Rb ₅ | | Ra ₅ | 0 ₅ | | 32h | Rt,Ra,(Rb) | | 3 | |
| | | | | Disp _{9..4} | | | Ra ₅ | 0 ₅ | | 23h | Rt,Ra,d,sp | | 3 | |

Bit is the AND operation with no target register; the overflow status is set to bit 62 of the memory op

| OR | Flags: n z | | | | | | | | | | Opcode | | Bytes | |
|----|------------|--------------------|----|----------------------|----|-----------------|-----------------|-----------------|-----|---|--------------------------|---|-------|--|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | | 05h | | | ~ | Rb ₅ | Ra ₅ | Rt ₅ | 02h | | Rt,Ra,Rb | | 4 | |
| | | Imm ₁₄ | | | | | Ra ₅ | Rt ₅ | 19h | | Rt,Ra,#imm ₁₄ | | 4 | |
| | | Imm ₃₀ | | | | | Ra ₅ | Rt ₅ | 09h | | Rt,Ra,#imm ₃₀ | | 6 | |
| | | Disp ₉ | | | | Rb ₅ | Ra ₅ | Rt ₅ | 15h | | Rt,Ra,zpg,Rb | | 4 | |
| | | Addr ₉ | | | | Rb ₅ | Ra ₅ | Rt ₅ | 01h | | Rt,Ra,(zp,Rb) | | 4 | |
| | | Addr ₉ | | | | Rb ₅ | Ra ₅ | Rt ₅ | 11h | | Rt,Ra,(zp),Rb | | 4 | |
| | | Addr ₂₅ | | | | Rb ₅ | Ra ₅ | Rt ₅ | 1Dh | | Rt,Ra,abs,Rb | | 6 | |
| | | | | ~ | | Rb ₅ | Ra ₅ | Rt ₅ | 12h | | Rt,Ra,(Rb) | | 3 | |
| | | | | Disp _{9..4} | | | Ra ₅ | Rt ₅ | 03h | | Rt,Ra,d,sp | | 3 | |

| EOR | Flags: n z | | | | | | | Opcode | | Bytes | | | | |
|-----|------------|--------------------|----|----------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-------|-----|------------|--------------------------|---|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | | 04h | | ~ | Rb ₅ | | Ra ₅ | | Rt ₅ | | 02h | | Rt,Ra,Rb | 4 |
| | | Imm ₁₄ | | | | | Ra ₅ | | Rt ₅ | | 59h | | Rt,Ra,#imm ₁₄ | 4 |
| | | Imm ₃₀ | | | | | Ra ₅ | | Rt ₅ | | 49h | | Rt,Ra,#imm ₃₀ | 6 |
| | | Disp ₉ | | | Rb ₅ | | Ra ₅ | | Rt ₅ | | 55h | | Rt,Ra,zpg,Rb | 4 |
| | | Addr ₉ | | | Rb ₅ | | Ra ₅ | | Rt ₅ | | 41h | | Rt,Ra,(zp,Rb) | 4 |
| | | Addr ₉ | | | Rb ₅ | | Ra ₅ | | Rt ₅ | | 51h | | Rt,Ra,(zp),Rb | 4 |
| | | Addr ₂₅ | | | Rb ₅ | | Ra ₅ | | Rt ₅ | | 5Dh | | Rt,Ra,abs,Rb | 6 |
| | | | | ~ | Rb ₅ | | Ra ₅ | | Rt ₅ | | 52h | | Rt,Ra,(Rb) | 3 |
| | | | | Disp _{9..4} | | Ra ₅ | | Rt ₅ | | 43h | | Rt,Ra,d,sp | 3 | |

Load and Store Instructions

Arithmetic and logical instructions can take a memory operand as the third operand of the instruction. This effectively turns all these instructions into load instructions. Hence there isn't an explicit load instruction. The OR or EOR instructions can readily be used to perform a load operation.

| LD | Flags: n z | | | | | | | Opcode | | Bytes | | | | |
|----|------------|--------------------|----|----------------------|-----------------|----------------|----------------|-----------------|-----------------|-------|-----|------------|--------------------------|---|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | | 05h | | ~ | Rb ₅ | | 0 ₅ | | Rt ₅ | | 02h | | Rt,Ra,Rb | 4 |
| | | Imm ₁₄ | | | | | 0 ₅ | | Rt ₅ | | 19h | | Rt,Ra,#imm ₁₄ | 4 |
| | | Imm ₃₀ | | | | | 0 ₅ | | Rt ₅ | | 09h | | Rt,Ra,#imm ₃₀ | 6 |
| | | Disp ₉ | | | Rb ₅ | | 0 ₅ | | Rt ₅ | | 15h | | Rt,Ra,zpg,Rb | 4 |
| | | Addr ₉ | | | Rb ₅ | | 0 ₅ | | Rt ₅ | | 01h | | Rt,Ra,(zp,Rb) | 4 |
| | | Addr ₉ | | | Rb ₅ | | 0 ₅ | | Rt ₅ | | 11h | | Rt,Ra,(zp),Rb | 4 |
| | | Addr ₂₅ | | | Rb ₅ | | 0 ₅ | | Rt ₅ | | 1Dh | | Rt,Ra,abs,Rb | 6 |
| | | | | ~ | Rb ₅ | | 0 ₅ | | Rt ₅ | | 12h | | Rt,Ra,(Rb) | 3 |
| | | | | Disp _{9..4} | | 0 ₅ | | Rt ₅ | | 03h | | Rt,Ra,d,sp | | 3 |

LD is an alternate mnemonic for the OR instruction where register Ra is zero.

| LDA | Flags: n z | | | | | | | | Opcode | | | Bytes | | |
|-----|------------|--------------------|----|----------------------|-----------------|----------------|----------------|----------------|----------------|-----|-----|--------------------------|---------------|---|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | | 05h | | ~ | Rb ₅ | | 0 ₅ | | 1 ₅ | | 02h | | Rt,Ra,Rb | 4 |
| | | Imm ₁₄ | | | | 0 ₅ | | 1 ₅ | | 19h | | Rt,Ra,#imm ₁₄ | 4 | |
| | | Imm ₃₀ | | | | 0 ₅ | | 1 ₅ | | 09h | | Rt,Ra,#imm ₃₀ | 6 | |
| | | Disp ₉ | | | Rb ₅ | | 0 ₅ | | 1 ₅ | | 15h | | Rt,Ra,zpg,Rb | 4 |
| | | Addr ₉ | | | Rb ₅ | | 0 ₅ | | 1 ₅ | | 01h | | Rt,Ra,(zp,Rb) | 4 |
| | | Addr ₉ | | | Rb ₅ | | 0 ₅ | | 1 ₅ | | 11h | | Rt,Ra,(zp),Rb | 4 |
| | | Addr ₂₅ | | | Rb ₅ | | 0 ₅ | | 1 ₅ | | 1Dh | | Rt,Ra,abs,Rb | 6 |
| | | | | ~ | Rb ₅ | | 0 ₅ | | 1 ₅ | | 12h | | Rt,Ra,(Rb) | 3 |
| | | | | Disp _{9..4} | | 0 ₅ | | 1 ₅ | | 03h | | Rt,Ra,d,sp | 3 | |

LDA is an alternate mnemonic for the OR instruction where register Ra is zero and register Rt is one.

| LDX | Flags: n z | | | | | | | | | | Opcode | | | Bytes |
|-----|------------|--------------------|----|----------------------|----|-----------------|----------------|----|----------------|---|--------|---|--------------------------|-------|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | | 05h | | | ~ | Rb ₅ | 0 ₅ | | 2 ₅ | | 02h | | Rt,Ra,Rb | 4 |
| | | Imm ₁₄ | | | | | 0 ₅ | | 2 ₅ | | 19h | | Rt,Ra,#imm ₁₄ | 4 |
| | | Imm ₃₀ | | | | | 0 ₅ | | 2 ₅ | | 09h | | Rt,Ra,#imm ₃₀ | 6 |
| | | Disp ₉ | | | | Rb ₅ | 0 ₅ | | 2 ₅ | | 15h | | Rt,Ra,zpg,Rb | 4 |
| | | Addr ₉ | | | | Rb ₅ | 0 ₅ | | 2 ₅ | | 01h | | Rt,Ra,(zp,Rb) | 4 |
| | | Addr ₉ | | | | Rb ₅ | 0 ₅ | | 2 ₅ | | 11h | | Rt,Ra,(zp),Rb | 4 |
| | | Addr ₂₅ | | | | Rb ₅ | 0 ₅ | | 2 ₅ | | 1Dh | | Rt,Ra,abs,Rb | 6 |
| | | | | ~ | | Rb ₅ | 0 ₅ | | 2 ₅ | | 12h | | Rt,Ra,(Rb) | 3 |
| | | | | Disp _{9..4} | | | 0 ₅ | | 2 ₅ | | 03h | | Rt,Ra,d,sp | 3 |

LDX is an alternate mnemonic for the OR instruction where register Ra is zero and register Rt is two.

| LDY | Flags: n z | | | | | | | | | | Opcode | | | Bytes |
|-----|------------|--------------------|----|----------------------|----|-----------------|----------------|----|----------------|---|--------|---|--------------------------|-------|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | | 05h | | | ~ | Rb ₅ | 0 ₅ | | 3 ₅ | | 02h | | Rt,Ra,Rb | 4 |
| | | Imm ₁₄ | | | | | 0 ₅ | | 3 ₅ | | 19h | | Rt,Ra,#imm ₁₄ | 4 |
| | | Imm ₃₀ | | | | | 0 ₅ | | 3 ₅ | | 09h | | Rt,Ra,#imm ₃₀ | 6 |
| | | Disp ₉ | | | | Rb ₅ | 0 ₅ | | 3 ₅ | | 15h | | Rt,Ra,zpg,Rb | 4 |
| | | Addr ₉ | | | | Rb ₅ | 0 ₅ | | 3 ₅ | | 01h | | Rt,Ra,(zp,Rb) | 4 |
| | | Addr ₉ | | | | Rb ₅ | 0 ₅ | | 3 ₅ | | 11h | | Rt,Ra,(zp),Rb | 4 |
| | | Addr ₂₅ | | | | Rb ₅ | 0 ₅ | | 3 ₅ | | 1Dh | | Rt,Ra,abs,Rb | 6 |
| | | | | ~ | | Rb ₅ | 0 ₅ | | 3 ₅ | | 12h | | Rt,Ra,(Rb) | 3 |
| | | | | Disp _{9..4} | | | 0 ₅ | | 3 ₅ | | 03h | | Rt,Ra,d,sp | 3 |

LDY is an alternate mnemonic for the OR instruction where register Ra is zero and register Rt is three.

| ST | Flags: n z | | | | | | | Opcode | | Bytes | | | | |
|--------------------|-------------------|----|----|----------------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|-----|-----|------------|---|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | Disp ₉ | | | | Rb ₅ | | Ra ₅ | | 0 ₅ | | 95h | | Ra,zpg,Rb | 4 |
| | Addr ₉ | | | | Rb ₅ | | Ra ₅ | | 0 ₅ | | 81h | | Ra,(zp,Rb) | 4 |
| | Addr ₉ | | | | Rb ₅ | | Ra ₅ | | 0 ₅ | | 91h | | Ra,(zp),Rb | 4 |
| Addr ₂₅ | | | | | | Rb ₅ | | Ra ₅ | | 0 ₅ | | 9Dh | Ra,abs,Rb | 6 |
| | | | | ~ | | Rb ₅ | | Ra ₅ | | 0 ₅ | | 92h | Ra,(Rb) | 3 |
| | | | | Disp _{9..4} | | | Ra ₅ | | 0 ₅ | | 83h | | Ra,d,sp | 3 |

| STA | Flags: n z | | | | | | | Opcode | | Bytes | | | | | |
|--------------------|-------------------|----|----|----------------------|-----------------|-----------------|----------------|----------------|----------------|----------------|-----|-----|------------|-----------|---|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | | |
| | Disp ₉ | | | | Rb ₅ | | 1 ₅ | | 0 ₅ | | 95h | | Ra,zpg,Rb | 4 | |
| | Addr ₉ | | | | Rb ₅ | | 1 ₅ | | 0 ₅ | | 81h | | Ra,(zp,Rb) | 4 | |
| | Addr ₉ | | | | Rb ₅ | | 1 ₅ | | 0 ₅ | | 91h | | Ra,(zp),Rb | 4 | |
| Addr ₂₅ | | | | | | Rb ₅ | | 1 ₅ | | 0 ₅ | | 9Dh | | Ra,abs,Rb | 6 |
| | | | | ~ | | Rb ₅ | | 1 ₅ | | 0 ₅ | | 92h | | Ra,(Rb) | 3 |
| | | | | Disp _{9..4} | | | 1 ₅ | | 0 ₅ | | 83h | | Ra,d,sp | 3 | |

STA is an alternate mnemonic for ST where the register to be stored is R1 (the accumulator).

| STX | Flags: n z | | | | | | | Opcode | | Bytes | | | | | |
|--------------------|-------------------|----|----|----------------------|-----------------|-----------------|----------------|----------------|-----------------|-----------------|----------------|----------------|------------|-----------|---|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | | |
| | Disp ₉ | | | | Rb ₅ | | 2 ₅ | | 0 ₅ | | 95h | | Ra,zpg,Rb | 4 | |
| | Addr ₉ | | | | Rb ₅ | | 2 ₅ | | 0 ₅ | | 81h | | Ra,(zp,Rb) | 4 | |
| | Addr ₉ | | | | Rb ₅ | | 2 ₅ | | 0 ₅ | | 91h | | Ra,(zp),Rb | 4 | |
| Addr ₂₅ | | | | | | Rb ₅ | | 2 ₅ | | Rt ₅ | | 0 ₅ | | Ra,abs,Rb | 6 |
| | | | | ~ | | Rb ₅ | | 2 ₅ | | 0 ₅ | | 92h | | Ra,(Rb) | 3 |
| | | | | Disp _{9..4} | | | 2 ₅ | | Rt ₅ | | 0 ₅ | | Ra,d,sp | 3 | |

STX is an alternate mnemonic for ST where the register to be stored is R2 (the x index register). There are also additional short-hand forms for the STX instruction.

| STY | Flags: n z | | | | | | | Opcode | | Bytes | | | | |
|--------------------|-------------------|----|----|----------------------|-----------------|----------------|----------------|----------------|----------------|-------|-----|---------|------------|---|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | Disp ₉ | | | | Rb ₅ | | 3 ₅ | | 0 ₅ | | 95h | | Ra,zpg,Rb | 4 |
| | Addr ₉ | | | | Rb ₅ | | 3 ₅ | | 0 ₅ | | 81h | | Ra,(zp,Rb) | 4 |
| | Addr ₉ | | | | Rb ₅ | | 3 ₅ | | 0 ₅ | | 91h | | Ra,(zp),Rb | 4 |
| Addr ₂₅ | | | | | Rb ₅ | | 3 ₅ | | 0 ₅ | | 9Dh | | Ra,abs,Rb | 6 |
| | | | | ~ | Rb ₅ | | 3 ₅ | | 0 ₅ | | 92h | | Ra,(Rb) | 3 |
| | | | | Disp _{9..4} | | 3 ₅ | | 0 ₅ | | 83h | | Ra,d,sp | | 3 |

STY is an alternate mnemonic for ST where the register to be stored is R3 (the y index register). There are also additional short-hand forms for the STY instruction.

| STZ | Flags: n z | | | | | | | Opcode | | Bytes | | | | |
|--------------------|-------------------|----|----|----------------------|-----------------|----------------|----------------|----------------|----------------|-------|-----|---------|------------|---|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | Disp ₉ | | | | Rb ₅ | | 0 ₅ | | 0 ₅ | | 95h | | Ra,zpg,Rb | 4 |
| | Addr ₉ | | | | Rb ₅ | | 0 ₅ | | 0 ₅ | | 81h | | Ra,(zp,Rb) | 4 |
| | Addr ₉ | | | | Rb ₅ | | 0 ₅ | | 0 ₅ | | 91h | | Ra,(zp),Rb | 4 |
| Addr ₂₅ | | | | | Rb ₅ | | 0 ₅ | | 0 ₅ | | 9Dh | | Ra,abs,Rb | 6 |
| | | | | ~ | Rb ₅ | | 0 ₅ | | 0 ₅ | | 92h | | Ra,(Rb) | 3 |
| | | | | Disp _{9..4} | | 0 ₅ | | 0 ₅ | | 83h | | Ra,d,sp | 3 | |

STZ is an alternate mnemonic for ST where the register to be stored is R0.

Shift Operations / Read-modify-write memory operations.

| ASL | Flags: c n z | | | | | | | | | | Opcode | | Bytes |
|-----|--------------|-----|--------------------|----|------------------|-----------------|----|------------------|----|---|--------|-------------------------|-------|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | |
| | | | | | | | | | | | 0Ah | Acc | 1 |
| | | ??h | | ~ | Rb ₅ | Ra ₅ | | Rt ₅ | | | 02h | Rt,Ra,Rb | 4 |
| | | | | | Imm ₆ | Ra ₅ | | Rt ₅ | | | 24h | Rt,Ra,#imm ₆ | 3 |
| | | | Disp ₉ | | Rb ₅ | Ra ₅ | | Imm ₅ | | | 16h | zpg,Rb,#imm | 4 |
| | | | Addr ₂₅ | | Rb ₅ | Ra ₅ | | Imm ₅ | | | 1Eh | abs,Rb,#imm | 6 |

| ROL | Flags: c n z | | | | | | | | | | Opcode | | Bytes |
|-----|--------------|-----|--------------------|----|-----------------|-----------------|----|------------------|----|---|--------|--------------|-------|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | |
| | | | | | | | | | | | 2Ah | Acc | 1 |
| | | ??h | | ~ | Rb ₅ | Ra ₅ | | Rt ₅ | | | 02h | Rt,Ra,Rb | 4 |
| | | | Disp ₉ | | Rb ₅ | Ra ₅ | | Imm ₅ | | | 36h | Rt,Ra,zpg,Rb | 4 |
| | | | Addr ₂₅ | | Rb ₅ | Ra ₅ | | Imm ₅ | | | 3Eh | Rt,Ra,abs,Rb | 6 |

| LSR | Flags: c n z | | | | | | | | | | Opcode | | | Bytes |
|--------------------|--------------|-------------------|----|----|------------------|----|-----------------|----|------------------|---|--------|---|-------------------------|-------|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | | | | | | | | | | | 4Ah | | Acc | 1 |
| | | ??h | | ~ | Rb ₅ | | Ra ₅ | | Rt ₅ | | 02h | | Rt,Ra,Rb | 4 |
| | | | | | Imm ₆ | | Ra ₅ | | Rt ₅ | | 34h | | Rt,Ra,#imm ₆ | 3 |
| | | Disp ₉ | | | Rb ₅ | | Ra ₅ | | Imm ₅ | | 56h | | Rt,Ra,zpg,Rb | 4 |
| Addr ₂₅ | | | | | Rb ₅ | | Ra ₅ | | Imm ₅ | | 5Eh | | Rt,Ra,abs,Rb | 6 |

| ROR | Flags: c n z | | | | | | | Opcode | | Bytes | | | | |
|--------------------|--------------|-------------------|----|----|-----------------|-----------------|------------------|--------|----|-------|-----|---|--------------|---|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | | | | | | | | | | | 6Ah | | Acc | 1 |
| | | ??h | | ~ | Rb ₅ | Ra ₅ | Rt ₅ | | | | 02h | | Rt,Ra,Rb | 4 |
| | | Disp ₉ | | | Rb ₅ | Ra ₅ | Imm ₅ | | | | 76h | | Rt,Ra,zpg,Rb | 4 |
| Addr ₂₅ | | | | | Rb ₅ | Ra ₅ | Imm ₅ | | | | 7Eh | | Rt,Ra,abs,Rb | 6 |

| INC | Flags: n z | | | | | | | | Opcode | | | Bytes | | |
|-----|------------|----|--------------------|----|----|-----------------|-----------------|------------------|-----------------|------------------|------------------|-------|--------------|---|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | | | | | | | | | | | 1Ah | | Acc | 1 |
| | | | | | | | | Imm ₃ | | Rt ₅ | E6h | | Rt,Ra,Rb | 2 |
| | | | Disp ₉ | | | Rb ₅ | | Ra ₅ | | Imm ₅ | F6h | | Rt,Ra,zpg,Rb | 4 |
| | | | Addr ₂₅ | | | | Rb ₅ | | Ra ₅ | | Imm ₅ | FEh | Rt,Ra,abs,Rb | 6 |

| DEC | Flags: n z | | | | | | | | Opcode | | | Bytes | | |
|-----|------------|----|--------------------|----|----|-----------------|-----------------|------------------|-----------------|------------------|------------------|-------|--------------|---|
| 47 | 32 | 31 | 24 | 23 | 22 | 18 | 17 | 13 | 12 | 8 | 7 | 0 | | |
| | | | | | | | | | | | 3Ah | | Acc | 1 |
| | | | | | | | | Imm ₃ | | Rt ₅ | C6h | | Rt,Ra,Rb | 2 |
| | | | Disp ₉ | | | Rb ₅ | | Ra ₅ | | Imm ₅ | D6h | | Rt,Ra,zpg,Rb | 4 |
| | | | Addr ₂₅ | | | | Rb ₅ | | Ra ₅ | | Imm ₅ | DEh | Rt,Ra,abs,Rb | 6 |

Short Form Instructions

The short form instructions are provided to improve code density over other encodings. All the short form instructions have analogous longer formats.

Accumulator short-form instructions.

| | | | | | | | | | |
|-----|--------------------|-------------------------|--------------------|--|----|-----|-----------|------------|---|
| LDA | Flags: n z | | | | | | | Bytes | |
| | | Immediate ₃₂ | | | | A9h | LDA #i32 | 5 | |
| | | Immediate ₁₆ | | | | B9h | LDA #i16 | 3 | |
| | | Immediate ₈ | | | | A5h | LDA #i8 | 2 | |
| | | | Addr ₁₂ | | Rb | B5h | LDA zp,Rb | 3 | |
| | | Addr ₃₂ | | | | ADh | LDA abs | 5 | |
| | Addr ₃₂ | | | | Rb | 0 | BDh | LDA abs,Rb | 6 |
| STA | Flags: | | | | | | | Bytes | |
| | | | Addr ₁₂ | | Rb | 95h | STA zp,Rb | 3 | |
| | | Addr ₃₂ | | | | 8Dh | STA abs | 5 | |
| | Addr ₃₂ | | | | Rb | 0 | 9Dh | STA abs,Rn | 6 |
| CMP | Flags: c n z | | | | | | | Bytes | |
| | | Immediate ₈ | | | | C5H | CMP #i8 | 2 | |
| PHA | Flags: | | | | | 48h | PHA | 1 | |
| PLA | Flags: | | | | | 68h | PLA | 1 | |

X index register short-form instructions.

| | | | | | | | | | |
|-----|--------------|-------------------------|--------------------|--|-----|----------|-----------|------------|---|
| LDX | Flags: n z | | | | | | | Bytes | |
| | | Immediate ₃₂ | | | | A2h | LDX #i32 | 5 | |
| | | Immediate ₁₆ | | | B2h | LDX #i16 | 3 | | |
| | | Immediate ₈ | | | A6h | LDX #i8 | 2 | | |
| | | | Addr ₁₂ | | Rb | B6h | LDX zp,Rb | 3 | |
| | | Addr ₃₂ | | | | AEh | LDX abs | 5 | |
| | | Addr ₃₂ | | | Rb | 0 | BEh | LDX abs,Rb | 6 |
| STX | Flags: | | | | | | | Bytes | |
| | | | Addr ₁₂ | | Rb | 96h | STX zp,Rb | 3 | |
| | | Addr ₃₂ | | | | 8Eh | STX abs | 5 | |
| CPX | Flags: c n z | | | | | | | Bytes | |
| | | Immediate ₃₂ | | | | E0h | CPX #i32 | 5 | |
| | | Imm ₈ | | | E2h | CPX #i8 | 2 | | |
| | | | Addr ₁₂ | | Rb | E4h | CPX zp,Rb | 3 | |
| | | Addr ₃₂ | | | | ECh | CPX abs | 5 | |
| INX | Flags: n z | | | | | E8h | INX | 1 | |
| DEX | Flags: n z | | | | | CAh | DEX | 1 | |
| PHX | Flags: | | | | | DAh | PHX | 1 | |
| PLX | Flags: | | | | | FAh | PLX | 1 | |

Y index register short-form instructions.

| | | | | | | | | |
|-----|--------------------|-------------------------|--------------------|---------------------|-----|-----------|------------|---|
| LDY | Flags: n z | | | | | | Bytes | |
| | | Immediate ₃₂ | | | A0h | LDY #i32 | 5 | |
| | | | Addr ₁₂ | Rb | B4h | LDY zp,Rb | 3 | |
| | | Addr ₃₂ | | | ACh | LDY abs | 5 | |
| | Addr ₃₂ | | | Rb | 0 | BCh | LDY abs,Rb | 6 |
| STY | Flags: | | | | | | Bytes | |
| | | | Addr ₁₂ | Rb | 94h | STY zp,Rb | 3 | |
| | | Addr ₃₂ | | | 8Ch | STY abs | 5 | |
| CPY | Flags: c n z | | | | | | Bytes | |
| | | Immediate ₃₂ | | | C0h | CPY #i32 | 5 | |
| | | | | Immed. ₈ | C1h | CPY #i8 | 2 | |
| | | | Addr ₁₂ | Rb | C4h | CPY zp,Rb | 3 | |
| | | Addr ₃₂ | | | CCh | CPY abs | 5 | |
| INY | Flags: n z | | | | C8h | INY | 1 | |
| DEY | Flags: n z | | | | 88h | DEY | 1 | |
| PHY | Flags: | | | | 5Ah | PHY | 1 | |
| PLY | Flags: | | | | 7Ah | PLY | 1 | |

Flow Control

| | | | | | | | | | |
|-----|-----------------------|--|--|-----------------------|---|-----|-------------|----------|---|
| JMP | Flags: | | | | | | | Bytes | |
| | Address ₄₀ | | | | | 5Ch | JMP abs | 6 | |
| | | | | Address ₁₆ | | 4Ch | JMP abs | 3 | |
| | Address ₄₀ | | | | | 6Ch | JMP (abs) | 6 | |
| | Address ₄₀ | | | | | 7Ch | JMP (abs,x) | 6 | |
| | | | | | 0 | Ra | D2h | JMP (Rn) | 2 |
| JSR | Flags: | | | | | | | Bytes | |
| | Address ₄₀ | | | | | 22h | JSR abs | 6 | |
| | | | | Address ₁₆ | | 20h | JSR abs | 3 | |
| | Address ₄₀ | | | | | FCh | JSR (abs,x) | 6 | |
| | | | | | 0 | Ra | C2h | JSR (Rn) | 2 |
| RTS | Flags: | | | | | 60h | RTS | 1 | |
| RTI | Flags: z n c v b d i | | | | | 40h | RTI | 1 | |

| | | | | | | |
|-----|--------|--------------------|--------------------|-----|----------|---|
| BRA | Flags: | | Disp ₈ | 80h | BRA disp | 2 |
| BEQ | Flags: | | Disp ₈ | F0h | BEQ disp | 2 |
| BNE | Flags: | | Disp ₈ | D0h | BNE disp | 2 |
| BPL | Flags: | | Disp ₈ | 10h | BPL disp | 2 |
| BMI | Flags: | | Disp ₈ | 30h | BMI disp | 2 |
| BVS | Flags: | | Disp ₈ | 70h | BVS disp | 2 |
| BVC | Flags: | | Disp ₈ | 50h | BVC disp | 2 |
| BCS | Flags: | | Disp ₈ | B0h | BCS disp | 2 |
| BCC | Flags: | | Disp ₈ | 90h | BCC disp | 2 |
| BHI | Flags: | | Disp ₈ | 13h | BHI disp | 2 |
| BLS | Flags: | | Disp ₈ | 33h | BLS disp | 2 |
| BLT | Flags: | | Disp ₈ | B3h | BLT disp | 2 |
| BLE | Flags: | | Disp ₈ | F3h | BLE disp | 2 |
| BGT | Flags: | | Disp ₈ | D3h | BGT disp | 2 |
| BGE | Flags: | | Disp ₈ | 93h | BGE disp | 2 |
| BEQ | Flags: | Disp ₁₆ | 00h | F0h | BEQ disp | 4 |
| BNE | Flags: | Disp ₁₆ | 00h | D0h | BNE disp | 4 |
| BPL | Flags: | Disp ₁₆ | 00h | 10h | BPL disp | 4 |
| BMI | Flags: | Disp ₁₆ | 00h | 30h | BMI disp | 4 |
| BVS | Flags: | Disp ₁₆ | 00h | 70h | BVS disp | 4 |
| BVC | Flags: | Disp ₁₆ | 00h | 50h | BVC disp | 4 |
| BCS | Flags: | Disp ₁₆ | 00h | B0h | BCS disp | 4 |
| BCC | Flags: | Disp ₁₆ | 00h | 90h | BCC disp | 4 |
| BRL | Flags: | | Disp ₁₆ | 82h | BRL disp | 3 |

| | | | | | | |
|-----|----------|--------------------|-----|----------|---|--|
| BSR | | Disp ₁₆ | 62h | BSR disp | 3 | |
| BRK | Flags: b | | 00h | BRK | 2 | |
| NOP | Flags: | | EAh | NOP | 1 | |
| WAI | Flags: | | CBh | WAI | 1 | |
| STP | Flags: | | DBh | STP | 1 | |

Stack push and pop operations.

| | | | | | |
|------|----------------------|----------------|-----------------|---------|---|
| PHP | Flags: | | 08h | PHP | 1 |
| PHA | Flags: | | 48h | PHA | 1 |
| PHX | Flags: | | DAh | PHX | 1 |
| PHY | Flags: | | 5Ah | PHY | 1 |
| PUSH | Flags: | ~ ₃ | Ra ₅ | PUSH Ra | 2 |
| PLP | Flags: z c v n i b d | | 28h | PLP | 1 |
| PLA | Flags: | | 68h | PLA | 1 |
| PLX | Flags: | | FAh | PLX | 1 |
| PLY | Flags: | | 7Ah | PLY | 1 |
| POP | Flags: | ~ ₃ | Rt ₅ | POP Rt | 2 |

Status Register Operations

| | | | | |
|-----|------------|-----|-----|---|
| CLC | Flags: c | 18h | CLC | 1 |
| SEC | Flags: c | 38h | SEC | 1 |
| CLV | Flags: v | B8h | CLV | 1 |
| CLI | Flags: i | 58h | CLI | 1 |
| SEI | Flags: i | 78h | SEI | 1 |
| CLD | Flags: d | D8h | CLD | 1 |
| SED | Flags: d | F8h | SED | 1 |
| XCE | Flags: e,c | FBh | XCE | 1 |

Register to register transfer short forms.

| | | | | |
|-----|------------|-----|-----|---|
| TAX | Flags: n z | AAh | TAX | 1 |
| TXA | Flags: n z | 8Ah | TXA | 1 |
| TAY | Flags: n z | A8h | TAY | 1 |
| TYA | Flags: n z | 98h | TYA | 1 |
| TAS | Flags: | 1Bh | TAS | 1 |
| TSA | Flags: n z | 3Bh | TSA | 1 |
| TYX | Flags: n z | BBh | TYX | 1 |
| TXY | Flags: n z | 9Bh | TXY | 1 |
| TSX | Flags: n z | BAh | TSX | 1 |
| TXS | Flags: | 9Ah | TXS | 1 |

Prefix Bytes

Prefix bytes are used to override the default word sized operation for smaller memory operands. The assembler will automatically output prefix bytes when a size for the memory operand is specified. For example: LDA.B \$1234 loads and sign extends a byte from memory address \$1234.

| | Opcode | Description |
|--------|--------|------------------------------------------|
| BYTE | 87h | Causes a signed byte load / store |
| UBYTE | A7h | Causes an unsigned byte load / store |
| WYDE | 97h | Cause a signed (16 bit) load / store |
| UWYDE | B7h | Causes an unsigned (16 bit) load / store |
| TETRA | C7h | Causes a signed 32 bit op |
| UTETRA | D7h | Causes an unsigned 32 bit op |

Opcode Map – Native Mode

| | -0 | -1 | -2 | -3 | -4 | -5 | -6 | -7 | -8 | -9 | -A | -B | -C | -D | -E | -F |
|----|-----------|-----------|----------|-----------|---------|------------|---------|---------|-----|-------------|---------|--------|-------------|-----------|-----------|---------|
| 0- | BRK | OR (d,r) | RR | OR d,s | TSB d,r | OR #i8 | ASL r,r | OR #i4 | PHP | OR #i32 | ASL acc | PUSH r | TSB abs | OR abs | ASL abs | PUSH R4 |
| 1- | BPL disp | OR (d),r | OR (r) | BHI | TRB d,r | OR d,r | ASL d,r | OR r | CLC | OR #i16 | INA | TAS | TRB abs | OR abs,r | ASL abs,r | ~ |
| 2- | JSR abs16 | AND (d,r) | JSL abs | AND d,s | ASL #i8 | AND #i8 | ROL r,r | AND #i4 | PLP | AND #i32 | ROL acc | POP r | JSR (abs) | AND abs | ROL abs | POP R4 |
| 3- | BMI disp | AND (d),r | AND (r) | BLS | LSR #i8 | AND d,r | ROL d,r | AND r | SEC | AND #i16 | DEA | TSA | ~ | AND abs,r | ROL abs,r | ~ |
| 4- | RTI | EOR (d,r) | PG2 | EOR d,s | MVP | EOR #i8 | LSR r,r | EOR #i4 | PHA | EOR #i32 | LSR acc | ATNI | JMP abs16 | EOR abs | LSR abs | ~ |
| 5- | BVC disp | EOR (d),r | EOR (r) | ACBR disp | MVN | EOR d,r | LSR d,r | EOR r | CLI | EOR #i16 | PHY | CACHE | JML abs | EOR abs,r | LSR abs,r | ~ |
| 6- | RTS | ADD (d,r) | BSR | ADD d,s | MVC | ADD #i8 | ROR r,r | ADD #i4 | PLA | ADD #i32 | ROR acc | RTL | JMP (abs) | ADD abs | ROR abs | ~ |
| 7- | BVS disp | ADD (d),r | ADD (r) | ~ | ~ | ADD d,r | ROR d,r | ADD r | SEI | ADD #i16 | PLY | LD r | JMP (abs,x) | ADD abs,r | ROR abs,r | ~ |
| 8- | BRA disp | ST (d,r) | BRL disp | ST d,s | ST d,r | SUB sp,#i8 | CMP r,r | BYTE | DEY | SUB sp,#i32 | TXA | TRS | STY abs | STA abs | STX abs | ~ |
| 9- | BCC disp | ST (d),r | ST (r) | BGE | STY d,r | STA d,r | STX d,r | WYDE | TYA | SUB sp,#i16 | TXS | TXY | ST abs | STA abs,r | ST abs,r | ~ |
| A- | LDY #i32 | LDY #i8 | LDX #i32 | ~ | ~ | LDA #i8 | LDX #i8 | UBYTE | TAY | LDA #i32 | TAX | TSR | LDY abs | LDA abs | LDX abs | ~ |
| B- | BCS disp | LDY #i16 | LDX #i16 | BLT | LDY d,r | LDA d,r | LDX d,r | UWYDE | CLV | LDA #i16 | TSX | TYX | LDY abs,r | LDA abs,r | LDX abs,r | ~ |
| C- | CPY #i32 | CPY #i8 | JSR (r) | ~ | CPY d,r | CMP #i8 | DEC r | TETRA | INY | CMP #i32 | DEX | WAI | CPY abs | ~ | DEC abs | ~ |
| D- | BNE disp | BXZ | JMP (r) | BGT | ~ | ~ | DEC d,r | UTETRA | CLD | CMP #i16 | PHX | STP | INT #i9 | INT #i9 | DEC abs,r | ~ |
| E- | CPX #i32 | SUB (d,r) | CPX #i8 | SUB d,s | CPX d,r | SUB #i8 | INC r | SUB #i4 | INX | SUB #i32 | NOP | EXEC | CPX abs | SUB abs | INC abs | ~ |
| F- | BEQ disp | SUB (d),r | SUB(r) | BLE | PEA abs | SUB d,r | INC d,r | SUB r | SED | SUB #i16 | PLX | XCE | JSR (abs,x) | SUB abs,r | INC abs,r | ~ |

Micro-op Bundle Layout

| | | | | | | |
|------------------|------------------------|--------------------|----------------------|----------------------|----------------------|----------------------|
| Len ₄ | Flag Mask ₈ | whflg ₂ | Instr0 ₂₄ | Instr1 ₂₄ | Instr2 ₂₄ | Instr3 ₂₄ |
|------------------|------------------------|--------------------|----------------------|----------------------|----------------------|----------------------|

Micro-op Instruction Format

| | | | | |
|---------------------|-------------------|-------------------|-------------------|------------------|
| Opcode ₈ | Cnst ₄ | Src2 ₄ | Src1 ₄ | Tgt ₄ |
|---------------------|-------------------|-------------------|-------------------|------------------|

Micro-op Fields

| Tgt ₄ | Meaning |
|------------------|-----------------------------------|
| 0 | The value 0 |
| 1 | Get from instruction bits 8 to 12 |
| 2 | The accumulator register |
| 3 | The X register |
| 4 | The Y Register |
| 5 | The stack pointer |
| 6 | the tmp register |
| 7 | the SR register |

| Src1 ₄ | Meaning |
|-------------------|--------------------------------------------------------------------------------------------|
| 0 | The value 0 |
| 1 | Get from register spec instruction bits 13 to 17 |
| 2 | The accumulator register |
| 3 | The X register |
| 4 | The Y Register |
| 5 | The stack pointer |
| 6 | the tmp register |
| 7 | the SR register |
| 12 | Get from register spec instruction bits 13 to 17, bitwise or with instruction bits 8 to 12 |

| Src2 ₄ | Meaning |
|-------------------|--------------------------------------------------|
| 0 | The value 0 |
| 1 | Get from register spec instruction bits 18 to 22 |
| 2 | The accumulator register |
| 3 | The X register |
| 4 | The Y Register |
| 5 | The stack pointer |
| 6 | the tmp register |
| 7 | the SR register |
| 9 | the value 1 |
| 11 | the value 1,2,4 or 8 depending on size |
| 15 | the value -1 |

| Cnst ₄ | Native Mode | Emulation mode |
|-------------------|---------------------------------|-----------------------------|
| 0 | the value 0 | the value 0 |
| 1 | the value 1 | the value 1 |
| 2 | the value 2 | the value 2 |
| 3 | the value 3 | the value 3 |
| 4 | | |
| 5 | | |
| 6 | if size <> 0 then -1 else 0 | |
| 7 | bits 18 to 23 shifted left by 4 | bits 8 to 31 of instruction |
| 8 | bits 18 to 31 of instruction | bits 8 to 15 of instruction |
| 9 | bits 18 to 47 of instruction | bits 8 to 23 of instruction |
| 10 | bits 23 to 31 of instruction | |
| 11 | bit 23 to 48 of instruction | |
| 13 | the value -3 | the value -3 |
| 14 | the value -2 | the value -2 |
| 15 | the value -1 | the value -1 |

Micro-op Lists for Instructions

MVN

```

LD    tmp,[X]
ST    tmp,[Y]
ADD   X,X,8
ADD   Y,Y,8
SUB   AC,AC,#1
BNE   PC

```

MVP

```

LD    tmp,[X]
ST    tmp,[Y]
SUB   X,X,8
SUB   Y,Y,8
SUB   AC,AC,#1
BNE   PC

```

MVC

```
ST    X,[Y]
ADD   Y,Y,#8
SUB   AC,AC,#1
BNE   PC
```

CMPS

```
LD    tmp1,[X]
LD    tmp2,[Y]
ADD   X,X,#8
ADD   Y,Y,#8
SUB   ac,ac,#1
BEQ   PC+1
CMP   tmp1,tmp2
BEQ   PC
```

ROR zp,x,Ra

```
LD    tmp,zp[X]
ROR   tmp,Ra|#
ST    tmp,zp[X]
```