Gambit

Overview

Gambit is a superscalar processor with a 52-bit native operating mode. Native mode makes use of a 32-entry register file. Native mode instructions vary in length up to 52-bits. The processor manages branching using a compare instruction and compare result registers.

Programming Model

General Registers

Reg			Usage
R0	Z	This register is always zero	
R1	acc	Accumulator	First parameter / return value / loop count
R2	X	'x' index register	Second parameter
R3	y	'y' index register	Third parameter
R4			
R5			
R6			
R7 to 29			
R30	fp	frame pointer	
R31	sp	stack pointer	

Compare Result Registers

Compare result registers are two-bit registers that can hold a value from -1 to 1.

-1 means the first operand was less than the second one. 0 means both operands are equal, +1 means the first operand was greater than the second.

Reg	Usage Convention
C0	Integer Compares / set
C1	Float compares / set
C2 to C7	

Status Register

51	7	6	5	4	3	2	1	0
~		N	V	U	С	~	I	Z

Bit		Meaning
0	Z	result was zero
1	I	interrupt mask
2	~	
3	С	carry out from addition .// subtraction
4	U	user defined use
5	V	overflow
6	N	result was negative
7 to 51		reserved

Memory Addressing

The cpu is word oriented with byte addressable memory. The smallest addressable unit of data is a 13-bit byte. Up to 2^{52} Bytes of data are supported and 2^{52} bytes of code.

Exceptions

All processor exceptions vector using the same vector stored in memory location \$FFFFFFFFF. The exceptions are differentiated by the value in the exception cause register.

Cause Code	Which Exception	
0	Unimplemented instruction encountered	
1	Interrupt occurred	
2	Non-maskable interrupt occurred	
3	Processor was reset	
4	the BRK instruction was executed	

Instruction Set Summary

The instruction set includes basic arithmetic, logic, and shift instructions including: add, sub, and, or, eor, asl, rol, lsr, and ror. There are several additional instructions which are alternate mnemonics for other instructions. These include bit, and cmp.

The cycle counts are assuming no wait states are required for either instructions or data and both instructions and data can be found in the cache.

ALU Operations

ADD – Addition

Description:

Add two operand values and place the result in the target register. The first operand must be in a register specified by the Ra₅ field of the instruction. The second operand may be either a register specified by the Rb₅ field of the instruction, or an immediate value.

Formats Supported: RR, RI8, RI22, RI35

Execution Units: ALU

Clock Cycles: 0.5

Exceptions: none

ADDIS – Add Immediate Shifted

Description:

Add an immediate value to bits 22 to 51 of register Ra_5 and place the result in target register Rt_5 . Use this instruction when performing an addition with a full 52-bit constant or when building a value in a register.

Formats Supported: RIS

Execution Units: ALU

Clock Cycles: 0.5

AND – Bitwise 'And'

Description:

Bitwise 'And' two operand values and place the result in the target register. The first operand must be in a register specified by the Ra₅ field of the instruction. The second operand may be either a register specified by the Rb₅ field of the instruction, or an immediate value.

Formats Supported: RR, RI8, RI22, RI35

Execution Units: ALU

Clock Cycles: 0.5

ASL – Arithmetic Shift Left

Description:

Left shift one operand value by a second operand value and place the result in the target register. Zeros are shifted into the least significant bits. The first operand must be in a register specified by the Ra_5 field of the instruction. The second operand may be either a register specified by the Rb_5 field of the instruction, or an immediate value.

Formats Supported: RR, RI8

Execution Units: ALU

Clock Cycles: 0.5

Exceptions: none

ASR – Arithmetic Shift Right

Description:

Right shift one operand value by a second operand value while preserving the sign bit and place the result in the target register. The sign bit is preserved as the shift takes place. The first operand must be in a register specified by the Ra₅ field of the instruction. The second operand may be either a register specified by the Rb₅ field of the instruction, or an immediate value.

Formats Supported: RR, RI8

Execution Units: ALU

Clock Cycles: 0.5

CMP – Comparison

Description:

Compare two operand values and store the relationship in the target compare result register. The operand values are treated as signed integers. The first operand must be in a register specified by the Ra_5 field of the instruction. The second operand may be either a register specified by the Rb_5 field of the instruction, or an immediate value.

If the first operand is less than the second, a minus one is stored in the target register. If the first operand equals the second a zero is stored to the target register, otherwise a positive one is stored.

Formats Supported: RR, RI8, RI22, RI35

Execution Units: ALU

Clock Cycles: 0.5

Exceptions: none

CMPU – Unsigned Comparison

Description:

Compare two operand values and store the relationship in the target compare result register. The operand values are treated as unsigned integers. The first operand must be in a register specified by the Ra_5 field of the instruction. The second operand may be either a register specified by the Rb_5 field of the instruction, or an immediate value.

If the first operand is less than the second, a minus one is stored in the target register. If the first operand equals the second a zero is stored to the target register, otherwise a positive one is stored.

Formats Supported: RR, RI8, RI22, RI35

Execution Units: ALU

Clock Cycles: 0.5

CSR – Control and Status Register Operation

Description:

The CSR instruction may be used to read, write or read and write a control or status register. The CSR to access is identified by a nine-bit constant in the instruction. The current value of the CSR will be read into the register specified by the Rt field of the instruction. If Rt is zero the read data will be discarded. The CSR will be updated with the contents of the register specified by the Ra field of the instruction. If Ra is specified as register zero, then no update takes place.

Formats Supported: CSR

Flags Affected: none

Execution Units: ALU

Clock Cycles: 0.5

Exceptions: none

Examples:

CSR r1,r0,#CAUSECD; read the cause code register into r1

EOR – Bitwise Exclusive 'Or'

Description:

Bitwise exclusive 'Or' two operand values and place the result in the target register, updating status flags. The first operand must be in a register specified by the Ra₅ field of the instruction. The second operand may be either a register specified by the Rb₅ field of the instruction, or an immediate value.

Formats Supported: RR, RI8, RI22, RI35

Execution Units: ALU

Clock Cycles: 0.5

LSR – Logical Shift Right

Description:

Right shift one operand value by a second operand value and place the result in the target register. Zeros are shifted into the most significant bits. The first operand must be in a register specified by the Ra_5 field of the instruction. The second operand may be either a register specified by the Rb_5 field of the instruction, or an immediate value.

Formats Supported: RR, RI8

Execution Units: ALU

Clock Cycles: 0.5

Exceptions: none

MUL – Multiplication

Description:

Multiply two operand values and place the result in the target register. The first operand must be in a register specified by the Ra₅ field of the instruction. The second operand may be either a register specified by the Rb₅ field of the instruction, or an immediate value. Both operands are treated as signed values.

Formats Supported: RR, RI8, RI22, RI35

Execution Units: ALU

Clock Cycles: 0.5

OR – Bitwise 'Or'

Description:

Bitwise 'Or' two operand values and place the result in the target register, updating status flags. The first operand must be in a register specified by the Ra₅ field of the instruction. The second operand may be either a register specified by the Rb₅ field of the instruction, or an immediate value.

Formats Supported: RR, RI8, RI22, RI35

Execution Units: ALU

Clock Cycles: 0.5

Exceptions: none

PERM – Permute Bytes

Description:

This instruction allows any combination of bytes in a source register to be copied to a target register. There are four two-bit fields which specify which source bytes to copy to the target. The source fields may be either a constant specified in the instruction, or the low order eight bits of register Rb. Field S0 indicates the source byte for target byte position 0. S1 indicates the source byte for target byte position 1. S2 and S3 work similarly for the last two target bytes. There are many interesting possibilities with this instruction. A single source byte could be copied to all target byte positions for instance. Or the order of bytes in a word could be reversed.

Formats Supported: RR, RI8

Execution Units: ALU

Clock Cycles: 0.5

ROL – Rotate Left

Description:

Rotate left one operand value by a second operand value and place the result in the target register, updating status flags. The most significant bits are placed in the least significant bits. The first operand must be in a register specified by the Ra_5 field of the instruction. The second operand may be either a register specified by the Rb_5 field of the instruction, or an immediate value.

Formats Supported: RR, RI8

Execution Units: ALU

Clock Cycles: 0.5

ROR – Rotate Right

Description:

Rotate right one operand value by a second operand value and place the result in the target register, updating status flags. The least significant bits are placed in the most significant bits. The first operand must be in a register specified by the Ra_5 field of the instruction. The second operand may be either a register specified by the Rb_5 field of the instruction, or an immediate value.

Formats Supported: RR, RI8

Execution Units: ALU

Clock Cycles: 0.5

SUB – Subtraction

Description:

Subtract two operand values and place the result in the target register, updating status flags. The first operand must be in a register specified by the Ra_5 field of the instruction. The second operand may be either a register specified by the Rb_5 field of the instruction, or an immediate value. The subtraction instruction has an alternate mnemonic CMP which updates the flags differently when the target register is R0.

Formats Supported: RR, RI8, RI22, RI35

Execution Units: ALU

Clock Cycles: 0.5

Memory Operations

LD – Load Data (52 bits)

Description:

Data is loaded from the memory address which is either the sum of Ra and an immediate value or the sum of Ra and Rb. Both register indirect with displacement and indexed addressing are supported.

Formats Supported: RR, RI9, RI23, RI36

Flags Affected: n z

Operation:

 $Rt = Memory_{52}[d+Ra]$

OI

 $Rt = Memory_{52}[Ra+Rb]$

Execution Units: Mem

Clock Cycles: 4 if data is in the cache.

LDB – Load Data Byte (13 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value. Only register indirect with displacement addressing is supported.

Formats Supported: RI36

Flags Affected: n z

Operation:

 $Rt = Memory_{13}[d+Ra]$

Execution Units: Mem

Clock Cycles: 4 if data is in the cache.

PHP – Push Processor Status to Stack (52 bits)

Description:

The stack pointer is decremented then the status register is stored to the memory address which is contained in the stack pointer register (R31).

Formats Supported: PHP

Flags Affected: none

Operation:

SP = SP - 4Memory₁₃[SP] = SR

Execution Units: Mem

Clock Cycles: 4 if data is in the cache.

PLP – Pull Processor Flags from Stack (52 bits)

Description:

The status register is loaded from the memory address which is contained in the stack pointer register (R31) into a general-purpose register. Then the stack pointer is incremented.

Formats Supported: PLP

Flags Affected: c v n z i u

Operation:

 $Rt = Memory_{13}[SP]$ SP = SP + 4

Execution Units: Mem

Clock Cycles: 4 if data is in the cache.

POP – Pop Data from Stack (52 bits)

Description:

Data is loaded from the memory address which is contained in the stack pointer register (R31) into a general purpose register. Then the stack pointer is incremented.

Formats Supported: POP

Flags Affected: n z

Operation:

 $Rt = Memory_{13}[SP]$ SP = SP + 4

Execution Units: Mem

Clock Cycles: 4 if data is in the cache.

PSH – Push Data to Stack (52 bits)

Description:

The stack pointer is decremented then data from a general-purpose register is stored to the memory address which is contained in the stack pointer register (R31).

Formats Supported: PSH

Flags Affected: none

Operation:

SP = SP - 4Memory₁₃[SP] = Rs

Execution Units: Mem

Clock Cycles: 4 if data is in the cache.

ST – Store Data (52 bits)

Description:

Data is stored to the memory address which is either the sum of Ra and an immediate value or the sum of Ra and Rb. Both register indirect with displacement and indexed addressing are supported.

Formats Supported: RR, RI9, RI23, RI36

Flags Affected: none

Operation:

 $\begin{aligned} & Memory_{52}[d+Ra] = Rs \\ & or \\ & Memory_{52}[Ra+Rb] = Rs \end{aligned}$

Execution Units: Mem

Clock Cycles: 4 if data is in the cache.

STB – Store Data Byte (13 bits)

Description:

Data is stored to the memory address which is the sum of Ra and an immediate value. Only register indirect with displacement addressing is supported.

Formats Supported: RI36

Flags Affected: none

Operation:

 $\begin{aligned} & Memory_{13}[d+Ra] = Rs \\ & or \\ & Memory_{13}[Ra+Rb] = Rs \end{aligned}$

Execution Units: Mem

Clock Cycles: 4 if data is in the cache.

Flow Control (Branch Unit) Operations

JMP - Jump

Description:

Transfer execution of instructions to the address specified by the instruction. The target address may be either a 46-bit absolute address or an address contained in a register. For absolute address mode only the low order 46 bits of the program counter are affected. The upper six bits of the program counter remain the same.

Formats Supported: ABS46, R

Flags Affected: none

Operation:

 $PC = Address_{46}$

or

PC = Ra

Execution Units: Mem

Clock Cycles: 1

JSR – Jump to Subroutine

Description:

Push the address of the next instruction on the stack, then transfer execution of instructions to the address specified by the instruction. The target address may be either a 46-bit absolute address or an address contained in a register. For absolute address mode only the low order 46 bits of the program counter are affected. The upper six bits of the program counter remain the same.

Formats Supported: ABS46, R

Flags Affected: none

Operation:

```
SP = SP - 4

Memory_{52}[SP] = Next PC

PC = Address_{46}

or

PC = Ra
```

Execution Units: Mem

Clock Cycles: 4 if data is in the cache.

Exceptions: none

Notes:

The next PC is either the current PC plus four when absolute addressing is used, or the current PC plus one if register indirect addressing is used.

PFI – Poll for Interrupt

Description:

The PFI instruction tests for the presence of an interrupt and performs the interrupt routine if an interrupt is present. If no interrupt is present a NOP operation is performed and the program continues with the next instruction. PFI does not check for a non-maskable (NMI) interrupt or a reset (RST).

Formats Supported: PFI

Flags Affected: none

Operation:

If (IRQ)

Cause code = 1 SP = SP - 4 $Memory_{52}[SP] = PC + 1$; SP = SP - 4 $Memory_{52}[SP] = SR$ $PC = Memory_{52}[SFFFFFFFFFFF]$ Else

NOP

Execution Units: Fetch stage

Clock Cycles:

Exceptions: none

RST – Reset Processor

Description:

This instruction initiates the processor reset routine. At power-on a series of RST instructions are forced into the instruction queue. The cause code register is set to the value three. The program counter is then fetched from the last word of memory at address \$FFFFFFFFFFC.

Formats Supported: RST

Operation:

Execution Units: Branch

Clock Cycles:

Exceptions: none

RTI – Return from Interrupt Subroutine

Description:

Pop the status register from the stack. Next pop the address to return to from the stack, then transfer execution of instructions to that address.

Formats Supported: RTI

Flags Affected: none

Operation:

 $SR = Memory_{52}[SP]$

SP = SP + 4

 $PC = Memory_{52}[SP]$

SP = SP + 4

Execution Units: Mem

Clock Cycles: 8 if data is in the cache.

Exceptions: none

RTS – Return from Subroutine

Description:

Pop the address of the next instruction from the stack, then transfer execution of instructions to that address.

Formats Supported: RTS

Flags Affected: none

Operation:

 $PC = Memory_{52}[SP]$ SP = SP + 4

Execution Units: Mem

Clock Cycles: 4 if data is in the cache.

Exceptions: none

WAI – Wait for Interrupt

Description:

The WAI instruction waits for an interrupt to occur by holding the program counter steady. This instruction is similar to the PFI instruction except that it stops and waits for an interrupt whereas PFI doesn't wait. WAI does not check for a non-maskable (NMI) interrupt or a reset (RST).

Formats Supported: WAI

Flags Affected: none

Operation:

```
If (IRQ)
Cause Code = 1
SP = SP - 4
Memory_{52}[SP] = PC + 1;
SP = SP - 4
Memory_{52}[SP] = SR
PC = Memory_{52}[\$FFFFFFFFFFFF]
Else
PC = PC
```

Execution Units: Fetch stage

Clock Cycles:

Exceptions: none

Instruction Formats

Arithmetic / Logical

ADD												Opco	ode		Bytes
51	39	38	26	25	5 22	21	17	16	12	11	7	6	0		
				0	~3	Rl) 5	Ra	a ₅	Rt	5	04	h	ADD Rt,Ra,Rb	2
				1		Imm ₈		Ra	a ₅	Rt	5	04	h	ADD Rt,Ra,#imm ₈	2
				Ir	nm ₂₂			Ra	a ₅	Rt	5	14	h	ADD Rt,Ra,#imm ₂₂	3
		Im	m ₃₅					Ra	a ₅	Rt	5	24	h	ADD Rt,Ra,#imm ₃₅	4

SUB												Opco	ode		Bytes
51	39	38	26	25	5 22	21	17	16	12	11	7	6	0		
				0	~3	Rt) 5	Ra	1 5	Rt	5	05	h	Rt,Ra,Rb	2
				1		Imm ₈		Ra	1 5	Rt	5	05	h	Rt,Ra,#imm ₈	2
				In	nm ₂₂			Ra	1 5	Rt	5	15	h	Rt,Ra,#imm ₂₂	3
		Imn	n ₃₅					Ra	1 5	Rt	5	25	h	Rt,Ra,#imm ₃₅	4

CMP												Opco	ode		Bytes
51	39	38	26	25	5 22	21	17	16	12	11	7	6	0		
				0	~3	RI	b 5	Ra	15	~	Ct ₃	06	h	Rt,Ra,Rb	2
				1		Imm ₈		Ra	15	~	Ct ₃	06	h	Rt,Ra,#imm ₈	2
	Imm ₂₂										Ct ₃	16	h	Rt,Ra,#imm ₂₂	3
		Im	m ₃₅					Ra	15	~	Ct ₃	26	h	Rt,Ra,#imm ₃₅	4

CMPU												Opco	ode		Bytes
51	39	38	26	25	5 22	21	17	16	12	11	7	6	0		
				0	~3	R	b ₅	R	a ₅	?	Ct ₃	07	h	Rt,Ra,Rb	2
				1		Imm ₈		R	a ₅	~	Ct ₃	07	h	Rt,Ra,#imm ₈	2
				In	nm ₂₂			R	a ₅	~	Ct ₃	17	h	Rt,Ra,#imm ₂₂	3
		Im	m ₃₅					R	a ₅	~	Ct ₃	27	h	Rt,Ra,#imm ₃₅	4

MUL						Opcode		Bytes
51 39	38 26	25 22	21 17	16 12	11 7	6 0		
		0 ~3	Rb ₅	Ra ₅	Rt ₅	0Eh	ADD Rt,Ra,Rb	2
		1	Imm ₈	Ra ₅	Rt ₅	0Eh	ADD Rt,Ra,#imm ₈	2
		Imm ₂₂		Ra ₅	Rt ₅	1Eh	ADD Rt,Ra,#imm ₂₂	3
	Imm ₃₅			Ra ₅	Rt ₅	2Eh	ADD Rt,Ra,#imm ₃₅	4

AND												Opco	ode		Bytes
51	39	38	26	25	5 22	21	17	16	12	11	7	6	0		
				0	~4	Rl) 5	Ra	15	Rt	t ₅	30	O	ADD Rt,Ra,Rb	2
				1		Imm ₈		Ra	15	Rt	t ₅	30	0	ADD Rt,Ra,#imm ₆	2
				In	nm ₂₂			Ra	15	Rt	t ₅	31	O	ADD Rt,Ra,#imm ₁₄	3
		Im	m ₃₅					Ra	15	Rt	t ₅	32	0	ADD Rt,Ra,#imm ₃₀	4

OR							Opcode		Bytes
51 39	38 26	25	22	21 17	16 12	11 7	6 0		
		0	~4	Rb ₅	Ra ₅	Rt ₅	40o	ADD Rt,Ra,Rb	2
		1	I	lmm ₈	Ra ₅	Rt ₅	40o	ADD Rt,Ra,#imm ₆	2
		Imn	n ₂₂		Ra ₅	Rt ₅	41o	ADD Rt,Ra,#imm ₁₄	3
	Imm ₃₅				Ra ₅	Rt ₅	42o	ADD Rt,Ra,#imm ₃₀	4

EOR												Opc	ode		Bytes
51	39	38	26	25	5 22	21	17	16	12	11	7	6	0		
				0	~4	Rt) 5	R	a ₅	R	t ₅	50	О	ADD Rt,Ra,Rb	2
				1		Imm ₈		R	a ₅	R	t ₅	50	О	ADD Rt,Ra,#imm ₆	2
				In	nm ₂₂			R	a ₅	R	t ₅	51	O	ADD Rt,Ra,#imm ₁₄	3
		Imn	n ₃₅					R	a ₅	R	t ₅	52	О	ADD Rt,Ra,#imm ₃₀	4

Shifted Immediate

ADDI	S											Opc	ode		Bytes
51	3	39	38	26	25 22	, , , ,	17	16	12	11	7	6	0		
~ 5				Imm	130			F	Ra ₅	F	Rt ₅	23	ßh	Rt,Ra,#imm ₃₅	4

ANDI	S										Opc	ode		Bytes
51	3:	38	26	25 22	21	17	16	12	11	7	6	0		
~5			Imm	30			R	.a ₅	Rt	t ₅	22	2h	Rt,Ra,#imm ₃₅	4

ORIS											Opc	ode		Bytes
51	39	38	26	25 22	21	17	16	12	11	7	6	0		
~5			Imm	30			R	a ₅	Rt	5	2C	`h	Rt,Ra,#imm ₃₅	4

Shift Operations

ASL												Op	code		Bytes
51	39	38	26	2.		21	17	16	12	11	7	6	0		
				0	~3	Rt) 5	R	a ₅	Rt	t5	0	Ch	Rt,Ra,Rb	2
				1	~2	Imm	-6	R	a ₅	Rt	t ₅	0	Ch	Rt,Ra,#imm ₆	2

ROL												Opc	ode		Bytes
51	39	38	26	2:		21	17	16	12	11	7	6	0		
				0	~3	Rb ₅	5	R	a ₅	Rt ₅	5	10		Rt,Ra,Rb	2
	•			1	~2	Imm ₆		R	a ₅	Rt ₅	5	10	Ch	Rt,Ra,#imm ₆	2

LSR												Opc	ode		Bytes
51	39	38	26	2:		21	17	16	12	11	7	6	0		
				0	~3	Rb)5	R	a ₅	Rt ₅	í	00)h	Rt,Ra,Rb	2
				1	~2	Imm	6	R	a ₅	Rt ₅	í	00)h	Rt,Ra,#imm ₆	2

ROR												Opc	code		Bytes
51	39	38	26	2:		21	17	16	12	11	7	6	0		
				0	~3	Rb)5	R	a ₅	Rt ₅	5	1I	Oh	Rt,Ra,Rb	2
				1	~2	Imm	6	R	a_5	Rt ₅	5	1I	Oh	Rt,Ra,#imm ₆	2

ASR									Opcode		Bytes
51	39	38	26	2:		21 17	16 12	11 7	6 0		
				0	~3	Rb ₅	Ra ₅	Rt ₅	2Dh	Rt,Ra,Rb	2
				1	~2	Imm_6	Ra ₅	Rt ₅	2Dh	Rt,Ra,#imm ₆	2

Load and Store Instructions

LD										Opcoo	de		Bytes
51	39	38	26	25	17	16	12	11	7	6	0		
				0	~3 Rb ₅	R	a ₅	R	t 5	50h		Rt.[Ra+Rb]	2
				1	Disp ₈	R	a ₅	R	t 5	50h		Rt,d8[Ra]	2
			D	isp ₂₂	2	R	a ₅	R	t 5	60h		Rt,d22[Ra]	3
		Addr ₃₅				R	a ₅	R	t ₅	70h		Rt,d35[Ra]	4

LDB										Opcoo	de		Bytes
51	39	38	26	25	17	16	12	11	7	6	0		
				0 ~:	$_3$ Rb ₅	Ra	1 5	Rt	t ₅	51h		Rt.[Ra+Rb]	2
				1	Disp ₈	R	a ₅	Rt	t ₅	51h		Rt,d8[Ra]	2
			D	isp ₂₂	_	R	a ₅	Rt	t ₅	61h		Rt,d22[Ra]	3
		Addr ₃₅				R	a ₅	Rt	t ₅	71h		Rt,d35[Ra]	4

ST										Opcod	le		Bytes
51	39	38	26	25	5 17	16	12	11	7	6	0		
				0	~3 Rb ₅	Ra	1 5	Rs	S 5	58h		Rs.[Ra+Rb]	2
				1	Disp ₈	R	a ₅	Rs	S ₅	58h		Rs,d8[Ra]	2
			D	isp ₂₂	2	R	a ₅	Rs	S ₅	68h		Rs,d22[Ra]	3
		Addr ₃₅				R	1 5	Rs	S ₅	78h		Rs,d35[Ra]	4

STB		Opcode											Bytes
51	39	38	26	25	17	16	12	11	7	6	0		
				0	~3 Rb ₅	R	a ₅	Rs	S ₅	59	h	Rs.[Ra+Rb]	2
				1	Disp ₈	R	a ₅	Rs	S ₅	59	h	Rs,d8[Ra]	2
			D	isp ₂₂	2	R	a ₅	Rs	S ₅	69	h	Rs,d22[Ra]	3
Addr ₃₅							a ₅	Rs	S ₅	79	h	Rs,d35[Ra]	4

Flow Control

JMP	JMP Flags:										
		Address ₄₅	42h	JMP abs45	4						
			~	Ra ₅	48h	JMP [Ra]	1				

JSR	Flags:									
		Address ₄₅	JSR abs45	4						
			~	Ra ₅	49h	JSR [Ra]	1			

{RTGRP}

RTS	~4	0	44h	RTS	1
RTI	~4	1	44h	RTI	1

{WAIGRP}

PFI	Sigmsk ₄	0	02h	PFI	1
IRQ	~4	1	02h	IRQ	1
WAI	Sigmsk ₄	2	02h	WAI	1
IRQ	~4	3	02h	IRQ	1

STP	~4	6	24o	STP	1
NOP	~4	7	24o	NOP	1

BEQ	Disp ₁₂	Cr ₃	P_2	0	40h	BEQ disp	2
BNE	Disp ₁₂	Cr ₃	P_2	1	40h	BNE disp	2
BGT	Disp ₁₂	Cr ₃	P_2	2	40h	BGT disp	2
BLT	Disp ₁₂	Cr ₃	P_2	3	40h	BLT disp	2
BGE	Disp ₁₂	Cr ₃	P_2	0	41h	BGE disp	2
BLE	Disp ₁₂	Cr ₃	P_2	1	41h	BLE disp	2
BRA	Disp ₁₂	Cr ₃	P_2	2	41h	BRA disp	2

{BRKGRP}

RST	~4	3	00h	RST	1
NMI	~4	2	00h	NMI	1
IRQ	~4	1	00h	IRQ	1
BRK	Const ₄	0	00h	BRK	1

Stack push and pop operations.

PUSH	~	Ra ₅	5Ah	PUSH Ra	1
POP	~	Rt ₅	6Ah	POP Rt	1

String Operations

MVNB	~4	0	45o	MVN	1
MVPB	~4	1	45o	MVP	1
STSB	~4	2	45o	STS	1
CMPSB	~4	3	45o	CMPS	1
MVN	~4	4	45o	MVN	1
MVP	~4	5	45o	MVP	1
STS	~4	6	45o	STS	1
CMPS	~4	7	45o	CMPS	1

Shuffle

PERM													Op	code		Bytes
51	39	38	26	2:		2		17	16	12	11	7	6	0		
				0	~3		Rb:	5	R	a5	R	t ₅	2	0h	Rt,Ra,Rb	2
	•			1	S 3	S2	S 1	S0	R	a5	R	t ₅	2	0h	Rt,Ra,#imm ₈	2

Control and Status Register Access

CSR										Opco	ode		Bytes
51	39	38	26	25	17	16	12	11	7	6	0		
				1	Regno ₈	R	a_5	R	t ₅	01	h	CSR	2

Opcode Maps

Root Level

	x0	x1	x2	x3	x4	x5	x6	x7	x8	x9	xA	хB	хC	хD	xЕ	xF
0x	BRK	CSR	{WAIGRP}		ADD	SUB	CMP	CMPU	AND	OR	EOR		ASL	LSR	MUL	
1x	{string}	{VP}			ADD	SUB	CMP	CMPU	AND	OR	EOR		ROL	ROR	MUL	
2x	PERM		ANDIS	ADDIS	ADD	SUB	CMP	CMPU	AND	OR	EOR		ORIS	ASR	MUL	
3x																
4x	{Branch}	{Branch}	JMP	JSR	{RTGRP}				JMP [R]	JSR [R]			SEQ	SLT	FSLT	FADD
5x	LD	LDB							ST	STB	PUSH		SNE	SLE	FSLE	FSUB
6x	LD	LDB							ST	STB	POP		FSEQ	SLTU		FMUL
7x	LD	LDB							ST	STB			FSNE	SLEU		FDIV

Appendix

The first nine bits of the instruction are used as a nine-bit index into a table which holds pointers to micro-instructions.

Micro-op Instruction Format

Micro-instructions are 24 bits in size.

 FL_2 are two bits holding the first / last micro-instruction indicators. 00 = middle instruction, 01 = first, 10 = last, 11 = first and last.

Micro-op Fields

Tgt ₄	Meaning
0	The value 0
1	Get from instruction bits 6 to 10
2	The accumulator register
3	The X register
4	The Y Register
5	The stack pointer
6	the tmp1 register
7	the tmp2 register
8	the SR register
9	the PC register (source)
10	PC + 1
11	PC + 4

Src1 ₄	Meaning
0	The value 0
1	Get from register spec instruction bits 11 to 15
2	The accumulator register
3	The X register
4	The Y Register

5	The stack pointer
6	the tmp1 register
7	the tmp2 register
8	the SR register
9	Get from register spec instruction bits 12 to 14 (Rc ₃)

Src2 ₄	Meaning
0	The value 0
1	Get from register spec instruction bits 16 to 25
2	The accumulator register
3	The X register
4	The Y Register
5	The stack pointer
6	the tmp1 register
7	the tmp2 register
8	the SR register
9	the value 1
11	
15	the value -1

Vm ₄	Meaning
0	scalar operation
1	vector operation use vector mask register specified in control register
8 to 15	vector operation use specified mask register from micro-op bits 1 to 3

Z	Meaning
0	merge vector results
1	zero masked vector results

Cnst ₄	Meaning
0	the value 0
1	the value 1
2	the value 2
3	the value 3
4	the value 4
5	bits 9 to 25
6	bits 9 to 12 (branches)
7	bits 6 to 51 (JMP/JSR)
8	bits 16 to 25 of instruction
9	bits 16 to 38 of instruction
10	bits 16 to 51 of instruction
11	bits 6 to 12 (REP / SEP)
13	the value -3
14	the value -2
15	the value -1

Micro-op Lists for Instructions

BRK

SUB SP,SP,#4

ST PC+1,[SP]

SUB SP,SP,#4

ST FLAGS,[SP]

SEP #i

LD TMP,\$FFFFFFFFC

JMP 0[TMP]

MVN

 $LD \quad tmp,[X]$

ST tmp,[Y]

ADD X,X,4

ADD Y,Y,4

SUB AC,AC,#1

```
BNE PC
MVP
     LD
          tmp,[X]
     ST
          tmp,[Y]
     SUB X,X,#4
     SUB Y,Y,#4
     SUB AC,AC,#1
     BNE PC
STS
     ST
          X,[Y]
     ADD Y,Y,#4
     SUB AC,AC,#1
     BNE PC
CMPS
     LD
          tmp1,[X]
     LD
          tmp2,[Y]
     ADD X,X,#4
     ADD Y,Y,#4
     SUB
          ac,ac,#1
     BEQ PC+1
     CMP
          tmp1,tmp2
     BEQ PC
```

Micro-Instruction Opcodes

Opc ₆		Flags Updated
0	ADD	-
1	ADD.	c v n z
2	SUB	-
3	SUB.	c v n z
4	AND.	n z
5	OR.	n z
6	EOR.	n z
7	LD	-
8	LD.	n z
9	LB	-
10	LB.	n z
11	ST	-
12	STB	-
13	ASL.	c n z
14	ROL.	c n z
15	LSR.	c n z
16	ROR.	c n z
17	BRA	-
18	BEQ	-
19	BNE	-
20	BMI	-
21	BPL	-
22	BCS	-
23	BCC	-
24	BVS	-
25	BVC	-
26	SEP	cvnziu
27	REP	cvnziu
28	JMP	
29	STP	
30		
31		