# rtfBitmapController5

robfinch<remove>@finitron.ca

Table of Contents

[rtfBitmapController5 1](#_Toc525928882)

[Overview 3](#_Toc525928883)

[Features 3](#_Toc525928884)

[Definitions: 3](#_Toc525928885)

[ZRGB 3](#_Toc525928886)

[Clocks: 3](#_Toc525928887)

[Display Format: 3](#_Toc525928888)

[Scanline Buffer 3](#_Toc525928889)

[Pixel Plot / Fetch 4](#_Toc525928890)

[Registers: 5](#_Toc525928891)

[Master Control Register (REG #00h) 6](#_Toc525928892)

[Displayed / References (REG #08h) 8](#_Toc525928893)

[Page One Address (REG #10h) 8](#_Toc525928894)

[Page Two Address (REG #18h) 8](#_Toc525928895)

[Pixel X,Y,Z Co-ordinate Register (REG #20h) 8](#_Toc525928896)

[Pixel Color / Command Register (REG #28h) 8](#_Toc525928897)

[Palette Registers (REG $800 to $BF8) 9](#_Toc525928898)

[Horizontal and Vertical Total (REG $040) 9](#_Toc525928899)

[Sync On / Off (REG $048) 9](#_Toc525928900)

[Blank On / Off (REG $050) 9](#_Toc525928901)

[Border On / Off (REG $058) 10](#_Toc525928902)

[Port Signals 10](#_Toc525928903)

[Pixel Layouts in Memory 11](#_Toc525928904)

[ZRGB Formats 12](#_Toc525928905)

[4 or 8 bits per pixel 12](#_Toc525928906)

[12 bits per pixel - ZRGB (3,3,3,3) 12](#_Toc525928907)

[16 bits per pixel – ZRGB (4,4,4,4) 12](#_Toc525928908)

[20 bits per pixel – ZRGB (5,5,5,5) 12](#_Toc525928909)

[32 bits per pixel – ZRGB (8,8,8,8) 12](#_Toc525928910)

## Overview

rtfBitmapController5 is a bitmapped display controller circuit supporting multiple display formats. Both the display resolution and color depth may be controlled. The controller acts as a bus master in order to render a display from memory and as a bus slave in order to accept display format information from a processing core. The core has pixel plot and pixel fetch capability.

The core has an optional internal sync signal generator, if not used then externally generated sync and blanking signals must be supplied.

## Features

* controllable horizontal and vertical resolution in terms of video clocks and scanlines.
* scanline buffering
* six different pixel encoding formats (4,8,12,16,20 and 32 bits per pixel)
* graphics plane control (z-order)
* 128/64/32-bit wide master memory bus
* pixels accessed via strips.
* independent video, bus master and bus slave clocks.
* synchronizes to externally supplied horizontal and vertical sync pulses, or may use internal sync
* pixel plot and pixel fetch

## Definitions:

### ZRGB

The ZRGB format adds bits to the regular RGB format to represent the graphics plane (or the z-order of) the pixel belongs to. The graphics plane is used to determine which pixels appear in the foreground when multiple display devices are competing for the display. For instance, a pixel may appear as part of a background image at plane #15 while sprite data is displayed overtop the background using plane #7. Further imagery may appear in front of the sprite by using a lower numbered plane. The system may use multiple bitmap, sprite or text controllers.

## Clocks

The controller uses three independent clocks. These are the video pixel clock, the WISHBONE bus master clock, and the WISHBONE bus slave clock. It is assumed that the slave port will be connected to some sort of processor, and the master port will be connected as a DMA port.

## Display Format

The display format is completely programmable. There are register settings that allow the number of horizontal and vertical pixels to be controlled. This controller relies on an external sync generator or the internal sync generator if present. The display generated is relative to the positive edge of the horizontal and vertical synchronization signals. If necessary the position of the display may be altered by adjusting the reference counts.

## Scanline Buffer

The controller features scan-line buffering whereby once a scanline has been fetched, the data doesn’t need to be re-fetched from memory for subsequent scanline displays where the vertical resolution is more than one scan line per pixel. For a given vertical pixel the data is fetched only a single time into the scanline buffer.

## Pixel Plot / Fetch

The controller features pixel plot and pixel fetch capability. Since pixels for some resolutions fit unevenly into a memory strip it can be tricky and time consuming to use a software only solution to pixel plotting and fetching. The core reduces the software overhead involved when displaying a pixel onscreen.

## Raster Compare

The controller includes a raster line comparator capable of generating interrupts when the raster scan line matches the value in the compare register.

# Operation

## Pixel Fetch

The controller fetches pixels in strips using a bus master interface which may be configured to be 128/64/ or 32 bits wide. In order to support higher resolution displays the 128-bit bus master may be required. Choosing a narrower bus width will correspondingly limit the bandwidth.

# Registers:

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| Regno | Width | R/W | Moniker | Description |  |  |
| 000 | 64 | R/W | REG\_CTRL | Master Control Register |  |  |
| 008 | 64 | R/W | REG\_DISPLAYED | Vertical and Horizontal displayed, ref. delays |  |  |
| 010 | 64 | R/W | REG\_PAGE1ADDR | Page one memory address |  |  |
| 018 | 64 | R/W | REG\_PAGE2ADDR | Page two memory address |  |  |
| 020 | 64 | R/W | REG\_PXYZ | pixel x,y,z co-ordinate |  |  |
| 028 | 64 | R/W | REG\_PCOLCMD | pixel color and command |  |  |
| 1040 | 64 | W | REG\_TOTAL | Total horizontal and vertical clocks and scans |  |  |
| 1048 | 64 | W | REG\_SYNC\_ONOFF | vertical and horizontal sync on/off times |  |  |
| 1050 | 64 | W | REG\_BLANK\_ONOFF | vertical and horizontal blank on/off times |  |  |
| 1058 | 64 | W | REG\_BORDER\_ONOFF | vertical and horizontal border on/off times |  |  |
| 060 | 64 | W | REG\_RASTER\_CMP | raster scan-line compare |  |  |
| $800 to $9F8 | 64 | R/W | REG\_PALETTE1 | Color palette used when the color depth is 00 (four or eight bits per pixel). |  |  |
| $A00 to $BF8 | 64 | R/W | REG\_PALETTE2 | Second color palette used when the color depth is 00 (four or eight bits per pixel). |  |  |

1. Sync generator registers are present only if INTERNAL\_SYNC\_GEN is defined.

### Master Control Register (REG #00h)

This register contains bits that control the bitmap controller.

|  |  |  |  |
| --- | --- | --- | --- |
| BitNo |  | Description |  |
| 0 | On/off | Turns the display controller on=1 or off=0, default is 1 |  |
| 10-8 | Color Depth | This register identifies the number of bits used per pixel |  |
|  |  | |  |  |  | | --- | --- | --- | | 10-8 | Color Depth |  | | 000 | 4 bits per pixel (ZRBG(1,1,1,1)) (8 color) |  | | 001 | 8 bits per pixel (ZRGB(2,2,2,2) (64 color) |  | | 010 | 12 bits per pixel (ZRGB(3,3,3,3) (512 color) |  | | 011 | 16 bits per pixel (ZRGB(4,4,4,4) (4k color) |  | | 100 | 20 bits per pixel (ZRBG(5,5,5,5) (32k color) |  | | 101 | 32 bits per pixel (ZRGB(8,8,8,8) (16M color) |  | | 110 | not used |  | | 111 | not used |  | |  |
| 11 | greyscale | This bit enables greyscale mode when the color depth is 6 or 8 bpp. |  |
| 18-16 | hres | Horizontal resolution control   |  |  |  | | --- | --- | --- | | 18-16 |  |  | | 000 | Not Supported |  | | 001 | 1 video clocks per pixel |  | | 010 | 2 video clocks per pixel |  | | 011 | 3 video clock per pixel |  | |  |
| 21-19 | vres | Vertical resolution control   |  |  |  | | --- | --- | --- | | 21-19 |  |  | | 001 | 1 scanlines per pixel |  | | 010 | 2 scanlines per pixel |  | | 100 | 4 scanline per pixel |  | | 000 | Not Supported |  | |  |
| 24 | Page | This bit controls which memory page address is used. Default is 0. |  |
| 25 | Pals | This bit controls which palette is in use (0 or 1). Default is 0. |  |
| 59-48 | Map | Period of memory requests in bus master clock cycles (default 0) |  |

#### Map

This register allows control over when a pixel strip is requested from memory. It may be used to allow other devices to access memory in between the read of pixel strips. Normally the controller requests one strip after another in a continuous fashion until the number of strips required for the scan-line is met. Setting this register can be used to create space between the accesses. The access period should be set short enough to allow the controller to read all strips before they are required or display problems may occur.

Example:

Using 8 bits per pixel and horizontal resolution of divide by two (683 pixels per line). There are 8 pixels in a strip. So 86 strips must be read from memory during the scanline. Assume there are 1575 memory bus clock cycles per scan line. Then the average rate a pixel strip must be read is 1575 / 86 = 18.3 clocks. Rather than set the period to 18 it’s better to round down a bit so a value of 16 is used. Setting this value would allow other devices to access memory in between the pixel strip reads.

### Displayed / References (REG #08h)

|  |  |  |
| --- | --- | --- |
| Bits |  |  |
| 11 to 0 | HDISP | The number of pixels displayed horizontally on screen (default 400) |
| 27 to 16 | VDISP | The number of pixels displayed vertically on screen (default 300) |
| 43 to 32 | HRefDelay | Horizontal reference delay (default 218) |
| 59 to 48 | VRefDelay | Vertical reference delay (default 27) |

The number of pixels displayed depends on both the horizontal resolution setting and the video mode used. For example, if a 1366x768 display mode is used and the horizontal resolution is set to divide by four, then the horizontal setting of this register should be set to 340. (1366 / 4 rounded).

The reference delay registers may be used to control the position of the bitmap on the screen. The horizontal reference delay is relative to the rising edge of the horizontal sync pulse. The vertical reference delay is relative to the rising edge of the vertical sync pulse.

### Page One Address (REG #10h)

|  |  |  |
| --- | --- | --- |
| Bits |  |  |
| 31 to 0 | PAGE1ADDR | The memory location of the first bitmap page |

### Page Two Address (REG #18h)

|  |  |  |
| --- | --- | --- |
| Bits |  |  |
| 31 to 0 | PAGE2ADDR | The memory location of the second bitmap page |

The memory locations of the bitmap pages should be 8 byte aligned.

### Pixel X,Y,Z Co-ordinate Register (REG #20h)

|  |  |  |
| --- | --- | --- |
| Bits | Name | Description |
| 11 to 0 | PX | Pixel X Co-ordinate |
| 27 to 16 | PY | Pixel Y Co-ordinate |
| 39 to 32 | PZ | Pixel Z Co-ordinate |

### Pixel Color / Command Register (REG #28h)

|  |  |  |
| --- | --- | --- |
| Bits | Name | Description |
| 1 to 0 | PCMD | Pixel command  00 = no command / not busy  01 = fetch pixel color  10 = plot pixel  11 = not used |
| 19 to 16 | ROP | Raster Operation  0000 = black – set pixel to black; ignores color register  0001 = copy – set pixel to color register value  0010 = invert – invert pixel color bits; ignores color register  0100 = and – perform bitwise and of target pixel and color  0101 = or  0110 = xor  1111 = white – set pixel to white; ignores color register |
| 63 to 32 | COLOR | Pixel Color |

The pixel command register is used to plot or fetch pixels to/from memory. To plot a pixel first set the pixel co-ordinates in the PX, PY, PZ registers and the pixel color register (REG #28h). Then plot command bits are set in this register. In order to fetch a pixel set the co-ordinates and fetch command in this register, then read the color register. After a plot or fetch command is issued the register should be polled to ensure that the command has had time to complete. The command bits will read back as 00 if the command has completed. The controller waits until there is an opportunity to perform the command during the scan-line fetch process. The pixel plot operation is performed according to the specified raster operation. The raster operation bits are write-only and read back as zero.

Only as many bits as required to represent the color for a given color depth need to be used in this register. For example, if the color depth is eight bits per pixel only the least significant eight bits of the register should be set.

### Palette Registers (REG $800 to $BF8)

The palette registers map a four or eight-bit color code from memory into a 24-bit RGB (8,8,8) value. Note that at four bits per pixel only eight colors are available as the most significant bit is used to indicate z-order. Similarly, for eight bits per pixel only 64 colors are available as the top two bits of the value indicate the z-order. There are two color palettes available, which palette is in use is controlled by the pals bit in CTRL.

### Horizontal and Vertical Total (REG $040)

These registers may be locked.

|  |  |  |
| --- | --- | --- |
| Bits |  |  |
| 11 to 0 | hTotal | The total number of dot clocks in the horizontal scan line. - default 1056 |
| 27 to 16 | vTotal | The total number of scan lines in the display – default 628 |
| 63 to 32 | sgLock | Write code $A1234567 to unlock sync generator registers  Write code $7654321A to lock sync generator registers  On reset the sync generator registers are locked. |

### Sync On / Off (REG $048)

These registers may be locked.

|  |  |  |
| --- | --- | --- |
| Bits |  |  |
| 11 to 0 | hSyncOff | The horizontal count at which hSync should be turned off – default 168 |
| 27 to 16 | hSyncOn | The horizontal count at which hSync should be turned on – default 40 |
| 43 to 32 | vSyncOff | The scan line count at which vSync should be turned off – default 5 |
| 59 to 48 | vSyncOn | The scan line count at which vSync should be turned on – default 1 |

### Blank On / Off (REG $050)

These registers may be locked.

|  |  |  |
| --- | --- | --- |
| Bits |  |  |
| 11 to 0 | hBlankOff | The horizontal count at which hBlank should be turned off – default 252 |
| 27 to 16 | hBlankOn | The horizontal count at which hBlank should be turned on – default 1052 |
| 43 to 32 | vBlankOff | The scan line count at which vBlank should be turned off – default 28 |
| 59 to 48 | vBlankOn | The scan line count at which vBlank should be turned on – default 628 |

### Border On / Off (REG $058)

These registers are not subject to locking.

|  |  |  |
| --- | --- | --- |
| Bits |  |  |
| 11 to 0 | hBorderOff | The horizontal count at which hBorder should be turned off – default 256 |
| 27 to 16 | hBorderOn | The horizontal count at which hBorder should be turned on – default 1056 |
| 43 to 32 | vBorderOff | The scan line count at which vBorder should be turned off – default 28 |
| 59 to 48 | vBorderOn | The scan line count at which vBorder should be turned on – default 628 |

### Raster Compare (REG $060)

These registers are not subject to locking.

|  |  |  |
| --- | --- | --- |
| Bits |  |  |
| 11 to 0 | vertical count | The vertical counter value at which a scan-line interrupt should occur. |
| 62 to 11 | reserved | not used |
| 63 | clear irq | Set this bit to clear an outstanding interrupt. Bit automatically clears. |

The vertical count may be set to a value greater than the number of scan-lines produced by the sync generator, in which case the raster compare will always be false. This may be used to disable the compare.

## Port Signals

|  |  |  |  |
| --- | --- | --- | --- |
| Name | Width | I/O |  |
| rst\_i | 1 | i | This active high signal resets the core and WISHBONE bus interfaces |
| irq\_o | 1 | o | Requests raster compare interrupt |
| s\_clk\_i | 1 | i | Clock signal for slave peripheral interface |
| s\_cs\_i | 1 | i | circuit select |
| s\_cyc\_i | 1 | i | cycle is valid |
| s\_stb\_i | 1 | i | data transfer in progress |
| s\_ack\_o | 1 | o | data transfer acknowledge |
| s\_we\_i | 1 | i | write enable to register set |
| s\_sel\_i | 8 | i | byte lane selects |
| s\_adr\_i | 12 | i | addresses the registers of the core |
| s\_dat\_i | 64 | i | data input for registers |
| s\_dat\_o | 64 | o | data output of registers |
| m\_clk\_i | 1 | i | clock signal for bus master interface |
| m\_cyc\_o | 1 | o | cycle is valid |
| m\_stb\_o | 1 | o | data transfer is taking place |
| m\_ack\_i | 1 | i | data transfer acknowledge |
| m\_we\_o | 1 | o | write enable |
| m\_sel\_o | 8 | o | byte lane select |
| m\_adr\_o | 32 | o | Memory address for bitmap data read |
| m\_dat\_i | 64 | i | data input from bitmap memory |
| m\_dat\_o | 64 | o | data output to bitmap memory |
| dot\_clk\_i | 1 | i | This is the video clock input |
| hsync\_i | 1 | i | This is an externally supplied horizontal sync signal |
| vsync\_i | 1 | i | This is an externally supplied vertical sync signal |
| blank\_i | 1 | i | video blanking indicator |
| zrgb\_o | 32 | o | color output video data in ZRGB (8,8,8,8) format |
| xonoff\_i | 1 | i | externally supplied on/off signal for core |
|  |  |  |  |

All bus transfers are 64 bits. The low order three address bits should be fixed at zero.

## Pixel Layouts in Memory

The bitmap controller reads memory in 128/64 or 32-bit strips. A number of whole pixels are fit into each strip. The number of pixels in a strip does not always work out evenly, in which case there are left over bits in the strip.

The bitmap controller always reads whole 128/64 or 32-bit strips of memory. If the number of strips for a scanline does not work out evenly, a whole strip is still read for the last set of pixels. However only the pixels required to meet the number of pixels on the scan line are displayed. For instance, if the horizontal resolution is 676 pixels, and 8 bpp color depth is chosen then 84.5 strips are needed for the horizontal display. So, 85 strips are read, and only 4 pixels from the last strip are displayed. The display will begin the next scanline with the next whole memory strip.

4 bits per pixel layout = 16 pixels in a 64-bit strip, with no unused bits left over.

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 0 63 | | | | | | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

8 bits per pixel layout = 8 pixels in a 64-bit strip, with no unused bits left over.

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 0 63 | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |

12 bits per pixel layout = 5 pixels in a 64-bit strip, with four unused bits left over.

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 0 63 | | | | | |
| 0 | 1 | 2 | 3 | 4 | ~ |

16 bits per pixel layout = 4 pixels in a 64-bit strip.

|  |  |  |  |
| --- | --- | --- | --- |
| 0 63 | | | |
| 0 | 1 | 2 | 3 |

20 bits per pixel layout = 3 pixels in a 64-bit strip with four unused bits.

|  |  |  |  |
| --- | --- | --- | --- |
| 0 63 | | | |
| 0 | 1 | 2 | ~ |

32 bits per pixel layout = 2 pixels in a 64-bit strip.

|  |  |
| --- | --- |
| 0 63 | |
| 0 | 1 |

## ZRGB Formats

### 4 or 8 bits per pixel

Four and eight bits per pixel modes read the color RGB value from the color palette. Color palette values are stored as 24-bit RGB (8,8,8) values. The most significant bit of a four-bit value or the two most significant bits of an eight-bit value are passed through to the output as the most significant bits of the ‘Z’ portion of the ZRGB output value.

### 12 bits per pixel - ZRGB (3,3,3,3)

At 12 bits per pixel color depth only eight graphics planes may be specified. The least significant five bits of the plane number is assumed to be zero.

|  |  |  |  |
| --- | --- | --- | --- |
| Z (2 to 0) | R (2 to 0) | G (2 to 0) | B (2 to 0) |
| 11 9 | 8 6 | 5 3 | 2 0 |

### 16 bits per pixel – ZRGB (4,4,4,4)

|  |  |  |  |
| --- | --- | --- | --- |
| Z (3 to 0) | R (3 to 0) | G (3 to 0) | B (3 to 0) |
| 15 12 | 11 8 | 7 4 | 3 0 |

### 20 bits per pixel – ZRGB (5,5,5,5)

|  |  |  |  |
| --- | --- | --- | --- |
| Z (4 to 0) | R (4 to 0) | G (4 to 0) | B (4 to 0) |
| 19 15 | 14 10 | 9 5 | 4 0 |

### 32 bits per pixel – ZRGB (8,8,8,8)

|  |  |  |  |
| --- | --- | --- | --- |
| Z (7 to 0) | R (7 to 0) | G (7 to 0) | B (7 to 0) |
| 31 24 | 23 16 | 15 8 | 7 0 |