
FASoC Walkthrough

https://fasoc.engin.umich.edu/

This purpose of this document is to establish the interfaces between the various components comprising the FASoC project and a guide to the process of generating and SoC

1. Initial Target Design

The selected target is a simple design that represents an SoC that using all of the various analog blocks proposed as part of the FASoC project.



2. High level user intent/specification


A key goal of the program is to have the user specify a "high-level" design intent, rather than explicit configuration and specifications for each analog block to be generated. For the target design above, the use will at least have to specify the following information:

- All of the major blocks (In blue). Detail specification/parameters not required
- At least the following connections:
 - Apb2Sram to DutMemory
- The input and output toplevel clocks

The crossbars and connections between the blocks can be resolved by the tools. More on this in section 4

3. SoC Integrator - Initialization

Initialize the SoC integrator with database and information about the different generators.



SoC Config (See FASoC_config.json)

This file describes all of the different generators available to the solver. It also describes their ports and interfaces for IP-XACT generation

```
▼ FASoC_config.json
      {
.·"schema_version": 0.1,
       - "generators": [
      ···{
···"type": "AD-PLL",
   4
      ...."path": "./generators/ad-pll",
      ....."ports": [
      "name": "clk",
"direction": "in",
  10
      "type": "clock"
  11
  12
      "name": "reset",
"direction": "in",
"type": "reset"
},
"name": "clockOut",
"direction": "out",
  20
      type": "clock"
      }
      ····],
·····"interfaces": [
      "name": "config",
"type": "apb-slave",
  25
  26
      "datawidth": 32,
  28
      addrwidth": 4
      addrwidth : 4
....}
....}
....{
...."type":-"ADC",
...."path":-"./generators/adc",
...."ports":-[
  30
      40
      ....}
      .....],
....."interfaces": [
......{
```

Sample platform config (see platform config.json)

This file describes the information about the processes and is intended to be used by the generators. It will have links to the various aux cells and information require paths to PDK/Cell information. This file will need to site/university specific.

```
2
   "schema version": 0.1,
   - "platforms": [
   " "tsmc16",
   "nominal voltage": 0.8,
      -- "aux cells": {
   "AD-PLL": "/net/tretion/ad aux.gds",
   "LDO": "/net/tretion/ldo.gds",
10
   "Temp": "/net/tretion/temp.qds"
   . . . . . }
11
12
   }
13
   }
14
```

Database

The format for the database is still to be decided. What's in the DB? Everything required to pass to socrates

- Power / Performance / Area
- Specifications
- Output files (see section 5)

4. SoC Integrator - Solver

The solver will need to perform the following tasks

- 1. Understand high-level user specifications: User specification can be in the same format as the resolved design (see below) but without the details (e.g. specifications, connections, crossbars, etc.). Part of the user specification will also include an optimization directive (e.g. area, power, runtime, noise, etc.)
- The solver will select modules and required specifications to meet the design requirements
- 3. The solver will have additional utilities and modules (e.g crossbars, interface width adapters, resets circuits, etc)

| 4. | The solver will generate a "resolved" design with all of the specification details and connections. This format will capture all of the information about the design in detail. See resolved_design.json |
|----|--|
| | |
| | |
| | |
| | |
| | |
| | |
| | |

```
resolved_design.json
       "schema_version": 0.1,
     "design_name": "Demo SoC",
"tech": "tsmc65lp",
     "strategy": "power",
     "units": {
     "frequency": "hz",
     ···"voltage": "v",
    "length": "um"
"},
"modules": [
10
11
12
    ...."instance_name": "MasterCore",
...."generator": "socrates",
     "specifications": {
    "vendor": "arm.com"
     ....."library": "Cortex-M3",
18
     "name": "CORTEXM3",
"version": "r2p1_1"
     ---- "NUM IRQ": 1
     .....}
     ....},
     ····{
····"instance_name":-"DutCore",
    ...."generator": "socrates",
     ...."specifications": {
     "vendor": "arm.com",
"library": "Cortex-M0",
"name": "CORTEXM0",
"version": "r2p1_1"
     },
     "parameters": {
"MPU_PRESENT": true,
     ...."NUM_IRQ": 1
     }
    ....},
....{
....."instance_name": "CDC1",
....."generator": "CDC",
....."
40
     ....."specifications": {
     ····"frequency": {
     ....."min": 2500000000,
.....max": 1300000000
     ·····},
····resolution":-8
     .....}
     ...},
     ....."instance_name": "ADC1",
     ····"generator": "ADC",
54
     ...."specifications": {
     ***** "frequency": {
     "min": 25000000000,
     "max": 1300000000
     ·····},
·····*|
resolution":-8
60
```

Perform high-level connections of clocks, resets and interfaces between blocks

```
resolved_design.json
       "schema_version": 0.1,
      "design_name": "Demo SoC",
      "tech": "tsmc65lp",
     "strategy":"power",
     "units": {
     "frequency": "hz",
     "voltage": "v",
"current": "a",
     ··· "length": "um"
 10
     11
12
245
246
     "connections": [
     247
248
     "from": {
"module": "toplevel",
249
250
     "port": "clk"
251
     ····},
···to": {
     ....."module": "MasterCore",
...."port": "clk"
     },
"to": {
    "module": "PLL1",
    "port": "clk"
    }
256
257
258
260
     ....},
"type": "apb",
261
     "from": {
"module": "MasterCore",
264
265
     ...."port": "peripheral"
266
     ····},
····to": {
267
268
     ...."module": "CrossBar1",
269
270
      "port": "MASTER PORT 0"
271
      • • • • • }
     272
273
274
     "from": {
275
      ....."module": "CrossBar1",
276
      ...."port": "SLAVE PORT 0"
277
     },
"to": {
    "module": "CDCD1",
    "port": "config"
278
279
280
281
     ....}
     },
{
283
284
      ...."type": "apb",
     "from": {
"module": "CrossBar1",
"port": "SLAVE_PORT_1"
287
288
289
```

- 5. Check for unconnected blocks, generate warnings, etc. Can also be easily graphed using graphiz
- 6. Make calls to the analog block generators

5. Analog Block Generation

If the blocks are not found in the database, SoC integrator calls each analog block with a specification file as derived from the solver. The call to the solver will be in the following command line format:

```
{path_to_generator_in_cfg} -config pll_config.json -output
./output/dir -platform tsmc16
```

Where the specification file looks like (see generator_input.json)

The Analog Block outputs the following files in the output directory

```
test2.v
test2.result.json

# Option 1 (This is currently required for tapeout)
test2.gds
test2.lib
test2.db*
test2.lef
test2.cdl*

# Option 2 (In future, this will be the only requirement
# once the aux cell generation is automated
test2.idf
```

The result.json contains information that has been achieved after characterization (see generator_output.json)

```
generator_result.json
       "instance_name": "PLL1",
       "generator": "AD-PLL",
       "specifications": {
       "frequency": {
        "min": 25000000000,
        "max": 1300000000
         },
"spot_phase_noise": 65,
         "freq resolution": 1050000,
10
         "INL": 1
11
        generator_results": {
         "platform": "tsmc65lp",
         "power": 10,
         "performance": 2400000000,
1
         "area": 2000,
17
         "frequency": {
19
          "min": 11000000000,
20
           "max": 2400000000
         "spot_phase_noise": 62,
         "freq resolution": 10500,
         "INL": 1
24
26
```

The result is added to the database. Error if it doesn't meet specs

6. IP-XACT++ XML Generation

Generate IP-XACT++ xml for all blocks Generate connection information/script for IP-XACT

7. Socrates++ - Generate Synth Files

The SoC Integrator will pass the following to socrates

- The resolved_design.json
- IP-XACT for individual blocks (except for ARM IP)

Socrates will generate

- Output verilog
- IP-XACT of complete SoC
- Potentially a picture of the SoC

• Reports and other collateral (power and area). Still in the works.

8. Cadre Flow - Synth + APR

Inputs will be the verilog from socrates, all of the different block folders. Output will be gds